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The impending introduction of lead-free solder in the manufacture of electrical and 
electronic products has presented the electronics industry with many challenges. European 
manufacturers must transfer from a tin-lead process to a lead-free process by July 2006 as a 
result of the publication of two directives from the European Parliament. Tin-lead solders 
have been used for mechanical and electrical connections on printed circuit boards for over 
fifty years and considerable process knowledge has been accumulated.
Extensive literature reviews were conducted on the topic and as a result it was found there 
are many implications to be considered with the introduction of lead-free solder. One 
particular question that requires answering is; can lead-free solder be used in existing 
manufacturing processes?
The purpose of this research is to conduct a comparative study of a tin-lead solder and a 
lead-free solder in two key surface mount technology (SMT) processes.
The two SMT processes in question were the stencil printing process and the reflow 
soldering process. Unreplicated fractional factorial experimental designs were used to carry 
out the studies. The quality of paste deposition in terms of height and volume were the 
characteristics of interest in the stencil printing process. The quality of solder joints 
produced in the reflow soldering experiment was assessed using x-ray and cross sectional 
analysis. This provided qualitative data that was then uniquely scored and weighted using a 
method developed during the research. Nested experimental design techniques were then 
used to analyse the resulting quantitative data. Predictive models were developed that 
allowed for the optimisation of both processes.
Results from both experiments show that solder joints of comparable quality to those 
produced using tin-lead solder can be produced using lead-free solder in current SMT 
processes.
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CHAPTER 1
RATIONALE AND IMPLICATIONS OF LEAD-FREE SOLDERING
1.0 Introduction
This chapter discusses the issues associated with tin-lead solder and explains the reasons 
why lead-free soldering is being introduced into electronics manufacturing. These include 
legislation, environmental, health and safety risks and market benefit. The chapter also 
discusses the wide range of implications the introduction of lead-free soldering will have on 
the electronics manufacturing industry. The overall objectives of the project are also 
outlined.
1.1 Background to the Introduction of Lead-Free Soldering
Over the years the electronic industry has experienced an enormous amount of change. One 
of the most recent changes is the imminent introduction of lead-free solder to electronic 
manufacturing. This study investigates the effect of using a lead-free solder in the screen- 
printing process and reflow soldering process for micro Ball Grid Arrays (^BGA’s).
The introduction of lead-free solder is being driven by legislation for the abolition of lead 
from electrical and electronic goods and the environmental risks from waste electrical and 
electronic equipment (WEEE). Another major driver is the perceived marketing benefit of 
supplying lead-free electronic goods. In todays environmentally conscious society, 
companies want to portray a greener image to increase their market share. This stems from
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growing consumer awareness of the harmfulness of lead and the recognition and 
expectation of “green manufacture”.
After almost a decade of debate on the issue, legislation has been introduced by the 
European Union to minimise the impact of WEEE and to ban the use of hazardous 
substances such as lead in the manufacture of new products. Two pieces of European law, 
the directive on waste electrical and electronic equipment, commonly known as the WEEE 
directive, and a directive on the restriction of the use of certain hazardous substances in 
electrical and electronic equipment, the RoHS directive, effectively ban the use of lead in 
electronics manufacturing. This has led to the need for new lead-free solders and the 
investigation into whether existing processes are suitable for their use. Until now tin-lead 
solders have been the popular solder of choice. These solders have been used for 
mechanical and electrical connections on printed circuit boards for over 50 years as 
Richards (2003) points out. Tin-lead solders have proven characteristics that are suitable for 
electronic applications such as low melting point, high strength ductility and fatigue 
resistance, high thermal cycling and joint integrity. This type of information is not yet 
available for lead-free solder. As a result, extensive testing is required to determine whether 
solder joints made using lead-free solder is of a comparable quality to that of solder joints 
made using tin-lead solder.
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Historically, the normal treatment of WEEE is to consign it to landfill. This poses a serious 
environmental and health risk. There is a threat that lead leached from this waste will 
pollute water supplies and soils. Lead is a suspected carcinogen and if ingested is 
poisonous, according to Lewis (1992). The nervous system, blood system, and kidneys are 
the major organs affected if this happens. Owing to strong evidence of the toxicity of lead, 
its use in paint and petrol has been banned for several years. There is also some level of 
concern regarding lead in domestic water pipes, plumbing solder, fishing weights and 
gunshot. According to Lee (1999) approximately 5 million tons of lead is consumed 
worldwide every year. The gross majority of this, approximately 81%, is used in storage 
batteries. These do not contribute much to pollution, as they are almost 100% recycled. 
Ammunition and other lead oxides account for about 10% with solder accounting for 1.3% 
of the total lead use worldwide. Although this amounts to only 65,000 tons worldwide, 
most will find its way into landfill sites under current waste management practices.
The Levels of WEEE are expected to rise in this age of technological advancement that 
encourages consumers to keep up with the latest technology. In the EU it is estimated that 
the volume of WEEE is growing at a rate of between 3 and 5 per cent. This is almost 3 
times faster than that of household waste and is putting pressure on Europe’s limited 
landfill capacity.
Ireland’s Environmental Protection Agency (EPA) conducted extensive research to try and 
predict levels of WEEE. Wilkinson et al (2001) estimated that in the period 1991 to 2005 
between 505,000 and 1,040,000 tonnes of WEEE will be produced. In 2001 an estimated
35,000 to 82,000 tonnes of WEEE was produced in Ireland of which only 2,412 tonnes was
1.2 Risks
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recycled. Ireland’s growing economy coupled with its increasing population has increased 
the consumption of goods including electrical and electronic products. This, married with 
an underdeveloped waste management system and recycling infrastructure means that 
Ireland has a lot of work to do before we can transpose the requirements of the directive 
into our laws. As it stands and according to the legislation the EU has granted Greece and 
Ireland a 24-month extension to some of the deadlines in the directive because of their 
recycling infrastructure deficits.
1.3 Legislation
The first attempt at introducing legislation to ban lead from electronics came in 1990 with 
the, “Lead Exposure Reduction Act S2637 and S729” in the US Senate, according to 
Suganuma (2002). This bill included a proposal to ban all lead-bearing alloys. After intense 
lobbying by the electronics industry, which argued correctly at the time that there was no 
identified technical alternative to tin-lead solder, the proposed ban was removed from the
In their report released in May 2001, the EPA reviewed the national legislation of member 
states in the EU regarding WEEE. It found that The Netherlands, Austria, Germany, 
Belgium, Denmark, Italy and Sweden all operated some form of take-back schemes for 
electronic goods. Most of these schemes were introduced during the 1990’s. According to 
Lee (1999), Denmark, Sweden, Norway, Finland and Iceland signed a statement in 1994 to 
phase out lead in the long run. Sweden has led the way in Europe for the elimination of lead 
from products. In 1997 the Swedish government released a press statement that identified 
lead as an element that will be eliminated from products over the next 10 years. The
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Sweden Environmental Quality Objectives state that any new products introduced in that 
country should be largely free from lead by 2010.
Section 29 of Ireland’s Waste Management Act 1996 allows for the provision of producer 
responsibility if the government sees fit. There is no specific legislation on WEEE or the 
use of hazardous materials such as lead in electrical and electronic equipment in this 
country yet. However the laws in all EU countries will be influenced by the enactment of 
legislation on these matters by the European Parliament and Council. On the 13th of 
February 2003 a directive on waste electrical and electronic equipment, commonly known 
as the WEEE directive, and a directive on the restriction of the use of certain hazardous 
substances in electrical and electronic equipment, the RoHS directive, became part of 
European law. These directives have been designed to address the serious environmental 
concerns that WEEE represent. The legislation calls for recycling and recovery of the 
waste. The environmental impact of WEEE will be minimised by improving the 
environmental performance of end of life equipment by banning the use of hazardous 
substances in the manufacture of new products. The objectives of both pieces of legislation 
are as follows:
WEEE Directive Article 1
The purpose of this Directive is, as a first priority, the prevention of waste electrical 
and electronic equipment (WEEE), and in addition, the reuse, recycling and other 
forms of recovery of such wastes so as to reduce the disposal of waste. It also seeks 
to improve the environmental performance of all operators involved in the life cycle 
of electrical and electronic equipment, e.g. producers, distributors and consumers
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and in particular those operators directly involved in the treatment of waste 
electrical and electronic equipment.
RoHS Directive Article 1
The purpose of this Directive is to approximate the laws of the Member States on 
the restrictions of the use of hazardous substances in electrical and electronic 
equipment and to contribute to the protection of human health and the 
environmentally sound recovery and disposal of waste electrical and electronic 
equipment.
The RoHS Directive compliments the WEEE Directive and aims to further reduce the 
environmental impact of electrical and electronic goods when they reach the end of their 
useful lives. The main points of the new Directives are:
• The four heavy metals, lead, cadmium, mercury, and hexavalent chromium, and the 
brominated flame retardants PBB and PBDE will be banned from 1st July 2006.
• Collection for recovery of at least 4kg per inhabitant by 31st December 2006 at the 
very latest. This is to be implemented through take back systems and collection 
facilities.
• For WEEE arisings from private households, producers will bear the costs of 
collection, recovery, and disposal of new products. This is to be introduced by 13th 
August 2005.
• For historical waste, i.e. products on the market before the Directive became law, 
producers can use collective or individual collection, recovery, and disposal 
schemes.
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• To minimise the disposal of WEEE as unsorted municipal waste and to facilitate its 
separate collection, producers are required to label their products with the symbol 
shown in Annex IV of the Directive.
• Member states are to encourage the design and production of equipment which 
facilitates easy dismantling and recovery and provides for reuse and recycling of the 
components and materials.
The Directives became European law in February 2003 and were to be transposed in to EU 
member state laws by the 13th August 2004. The categories of equipment covered by the 
WEEE & RoHS directive is extensive as can be seen in Table 1.1.
1. Large household appliances 6. Electrical and electronic tools (with the 
exception of large-scale stationary industrial 
tools)
2. Small household appliances 7. Toys, leisure and sports equipment
3. IT and telecommunication equipment 8. Medical devices (with the exception of all 
implanted and infected products)
4. Consumer equipment 9. Monitoring and control instruments
5. Lighting equipment 10. Automatic dispensers.
Table 1.1 Categories of electrical and electronic equipment covered by the WEEE & 
RoHS directives
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Activities in Japan regarding the move towards lead-free goods were well advanced before 
the publication of the EU legislation. Plumbridge (2000) reported at that time Japanese 
electronics companies were ahead of their European and American counterparts in terms of 
their well-defined timescales for the introduction of lead-free solders into their processes. 
Individual companies have their own specific targets for lead free introduction. For instance 
since October 1998 Panasonic have been shipping 40,000 mini-disc players per month with 
lead-free solder used in the printed circuit boards. Although companies have defined their 
own timescales they have done so in collaboration with JEITA (Japan Electronics and 
Information Technology Industries Association). This association is a body inaugurated in 
November 2000 by combining JEIDA (Japan Electronic Industries Development 
Association) and EIAJ (Electronic Industries Association of Japan). Table 1.2 shows the 
timescales some manufacturers employed for the change over to lead-free soldering 
according to an ESPEC Technology Report in 2002. Although there is no legislation 
outlawing the use of lead in solder, Japan has introduced legislation that is similar to the 
WEEE directive. The Japanese Home Appliance Recycling Law has been in force since 
April 2001. Matsuo (1999) outlines the impact of this law. The product items subject to the 
law are television sets, electric refrigerators, electric washing machines and air 
conditioners. In accordance with the law, consumers bear the recycling expenses and have 
to deliver their electronic waste to the retailer. The retailer takes the waste equipment to the 
manufacturer who has the responsibility of recycling it in the proper manner. To 
accomplish this home appliance manufacturers have built recycling plants throughout
1.3.1 Activ ities in Japan
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Japan. Goosey (2003) points out that the Japanese have demonstrated that there are sound 
commercial benefits from moving to lead-free manufacturing.
Manufacturer Items Targeted
Matsushita Electric Industrial Co., 
Ltd.
Eliminate all lead by end of 2002 
Applied to compact MD players by Oct 199 
Applied to VCR’s by end of 1999 
Applied to cassette players by Jan 2000
NEC Corporation Reduce 1997 volume by half by March 2001 
Eliminate all lead by Dec 2002 
Applied to pagers by December 1998 
Applied to Note PC’s by October 1999
Hitachi Ltd. Reduce 1997 volume by half by March 2002 
Eliminate all lead in in-house manufacturing by 
March 2002.
Eliminate all lead in Hitachi Group by March 
2004
Fijitsu Lead-free by 2002
Sony Lead-free in Japan by 2001 
Lead-free elsewhere by 2002
Mitsubishi Lead-free by 2005
Table 1.2 Japanese OEM’s changeover to lead-free timescales
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There is more to the imminent introduction of lead-free soldering than environmental risks, 
safety risks and legislation. The use of nontoxic materials in manufacture can improve the 
public image of a product and a company. In today’s society, consumers are increasingly 
aware of the dangers of toxic materials such as lead. Richards (1999) states that consumers 
in industrialised countries are showing preferences for products that are perceived to be 
green. Companies are keen to turn this to their advantage and nobody more so than 
Japanese OEM’s. Since introducing their lead-free mini-disc player, Panasonic have 
reported an increase in marketshare for that product from 4.7% to 15% according to 
Goosey (2003). By 2001 Panasonic had 188 lead-free products available.
A quick review of most consumer electronics manufacturers websites shows pages 
dedicated to lead-free products. Almost all will devote space to details of their 
environmental policies with regard to their products. For example Sanyo have introduced a 
certification system that provides for “Environmentally harmonious products” and 
“Environment conserving products”. The former are products that consume less energy, use 
less harmful substances and have a minimal impact on the environment. The latter are 
products that improve the environment by using clean energy or by reducing waste.
Japan has the advantage of already producing lead-free products. This allows them to 
refuse to import goods that do not meet their environmental standards. It will force 
European manufacturers who export to Japan to build lead-free products. Ericsson 
recognised this and released a list of banned and restricted substances in June 2003. They 
state that the purpose of this list is, “to meet existing and anticipated legal requirements 
and market demands Not surprisingly lead is one of the substances included on the list.
1.4 Market Benefit
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With all of the developments in the last number of years regarding lead-free manufacturing, 
it means that electronics manufacturers must develop environmentally friendly production 
techniques and products in order to remain competitive.
1.5 Implications of the Changeover to Lead-Free Manufacturing
The changeover to lead-free electronic manufacturing requires consideration of issues other 
than just the lead-free alloy itself. Issues from purchasing through the manufacturing 
process to inspection must be considered. Manufacturers must give thought to the entire 
process before implementing the changeover. Outlined below are general considerations 
and more specific issues that must be taken into account.
1.5.1 General Considerations
Lead-free soldering requires higher process temperatures than the existing lead alloy. Major 
efforts have been made by various consortia to introduce a direct replacement for tin-lead 
solder. However no drop-in replacement exists.
Current manufacturing technologies are equipped for the tin-lead solder melting 
temperature of 183°C. The melting temperature of possible lead-free alternatives ranges 
from 199°C up to 227°C. This has serious implications for all the processes involved in 
electronics manufacturing. Processes such as the stencil printing process for depositing 
solder paste on circuit boards and the reflow soldering process used to form the final solder 
joint will need to be investigated. Manufacturers will need to evaluate these current 
processes using lead-free solder to determine whether solder paste deposits and solder 
joints of similar quality to those produced using tin-lead solder are achievable.
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Use of and research into lead-free solder has been going on for some time. Many lead-free 
solders exist, some of which have been patented by solder manufacturers and 
manufacturers of electronic equipment. Initial research into lead-free solders centred on 
trying to recommend one out of the many that is universally suitable. Ideally this would 
then be used as the industry standard. The thinking behind this is to minimise the amount of 
set-up time and process changes in SMT manufacturing. However it is now widely 
accepted that there is no drop-in replacement for tin-lead (SnPb) solder. From the range of 
possible alternatives available there is growing consensus for the tin-silver-copper 
(SnAgCu) alloy. However, this has not been recommended as a drop-in replacement. It 
seems that the equipment manufacturer will decide on which solder to use based on the 
product.
Many working groups have selected a number of promising lead-free solders and evaluated 
them. Bath et al (2000) selected six such solders and then assessed each to determine their 
relative advantages and disadvantages. The criteria used for selection of the solder was as 
follows:
>  If possible stay with ternary alloys or less. Quartenery alloys can present control 
difficulties.
>  The new alloy should be near eutectic. For example, it should have a large pasty 
range during cool-down.
> Avoid using a patented alloy if possible, so industry freedom of action is 
guaranteed.
1.5.2 Lead-Free A lternatives
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> Using the best knowledge available, choose an alloy with no possible environmental 
issues.
This criteria coupled with the criteria recommended by Lee (1999) can be used when 
selecting a lead-free solder to test. Lee’s criteria were as follows:
> Non-toxic
>  Available and affordable
> Narrow plastic range
> Acceptable wetting
> Material manufacturable
> Acceptable processing temperature
>  Form reliable joints
1.5.3 Purchasing and Design
Purchasing should be made aware of what lead-free parts and materials are available. Any 
purchased parts should be compatible with the manufacturing process in question. Seelig 
and Suraski (2003) recommend a close working relationship between purchasing and 
design to ensure that suitable lead-free parts are available for new products at the design 
stage. Other obstacles that purchasing could encounter are single source suppliers for a part, 
parts that are not entirely suitable for the application in question, change in lead-times, 
more expensive parts or no parts at all.
Lead-free solders have different thermal and physical properties than tin-lead solders. It is 
very important for designers to be aware of this to avoid unexpected localised thermal 
expansion of components or cracking of solder joints for example.
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Component manufacturers have concerns regarding the transition to lead-free assembly. 
This is due mainly to the higher process temperatures and unknown reliability 
characteristics of the new alloys. Some components are highly susceptible to high 
temperature damage such as electrolytic capacitors. These may need to be hand-assembled 
after reflow. Other components that may be affected are electromechanical devices, light 
emitting diodes, and connectors. There is also the increased risk of components 
“popcoming”. This occurs if moisture gathers inside the component and vapourises at the 
higher temperatures needed for lead-free soldering. This can cause internal stresses to the 
component resulting in cracking. These cracks could potentially provide paths for 
contaminants to enter the component package and compromise reliability. A solution may 
be to pre-bake components prior to assembly as suggested by Seelig and Suraski (2003). 
Other solutions suggested are to employ more stringent storage methods and conditions. 
Lead can exist in three different forms in components:
1. Lead in functional materials in piezoelectric elements, capacitors, glass, fuses etc.
2. Lead in solder used in internal connections within the components.
3. Lead in the solder-plating surface finishes on the leads of components.
Lee (1999) claims that technologically it will be very difficult to substitute the lead used in 
functional materials in components. Lead used in internal connections within the 
components can be replaced with lead-free alloys. The only concern as Richards (2003) 
points out is the melting point hierarchy of the alloys used. Care must be given to which 
alloys are selected for the first tier connections for die attachment and second tier
1.5.4 Components and Component Fin ishes
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connections for module attachment. These must not reflow when the package is being 
soldered to the PCB (Printed Circuit Board).
Lead-free solder plating of component leads has advanced in the last number of years. 
Bradley et al (1999) define a good component lead finish as one that provides a solderable 
surface by protecting the core metal from oxidation during the assembly process. Ideally 
oxidation should also be prevented during storage prior to use.
Traditionally components have been plated with a tin-lead alloy as Richards et al (1999) 
explains. This provided good solderability and wetting for the tin-lead soldering process. 
Barbini (2001) claims that the component lead finish for lead-free assembly will be dictated 
by the lead-free alloy chosen by the manufacturer. Compatibility between the lead finish 
and the lead-free alloy is key. Solderability and wetting must be adequate to ensure a 
reliable solder joint. There are numerous lead-free finishes available as Goosey (2003), 
Barbini (2001) and Bradley et al (1999) point out.
1.5.5 Flux
Fluxes are chemicals that assist in the soldering process. The basic function of a flux 
according to Judd and Brindley (1999) is to clean any contaminants from the metal surface 
to be soldered and leave it covered to prevent further contamination. It also aids wetting by 
reducing surface tension and allowing the molten solder to flow more freely. Another 
property of flux is to act as a vehicle for heat transfer to the solder joint during soldering. 
Flux in solder paste has the added function of cleaning the solder powder particles. Hwang 
(1996) points out that it must also obtain complete coalescence of the solder powder 
particles during reflow.
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Existing flux formulations provide these properties to the industry for the eutectic tin-lead 
solder. These flux formulations need to be evaluated for their effectiveness in meeting the 
requirements of the new lead free alloys. Any new chemicals used as flux need to be stable 
at the higher temperatures required for the new alloys.
For surface mount devices that are hard to clean under, a suitable no-clean flux is 
preferable. Flux residue must not cause any shorts, contamination or corrosion. Richards et 
al (1999) reported that at that time the development of new fluxes concentrated on rosin- 
free, VOC free environmentally sound products. They state that compatibility between 
soldering temperature profile and chemical and physical properties of the specific flux or 
paste is critical in achieving the best soldering results and the highest level of cleanliness. 
In general a VOC -  free, water based flux is recommended as Barbini (2001) points out.
1.5.6 Reflow Process Changes
Reflow soldering is the process by which a PCB printed with solder paste and populated 
with components is passed through a reflow oven and heated using particular a heat profile. 
Solder paste is a combination of flux and solder particles which melt and then solidify 
during the process to form the mechanical and electrical connections between the PCB and 
the components. The higher temperatures required for lead-free reflow soldering pose a 
number of potential problems. Existing reflow ovens may not have the capability to reach 
the required peak temperatures. Bradley et al (1999) advised that electronic manufacturers 
should work closely with equipment suppliers to address this. New ovens are available for 
lead-free reflow. These ovens include innovations such as changes in heating zone 
configurations. The new zone configurations mean an increase in the number of heating
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zones and a decrease in the size of the individual zones. This allows for greater process 
control while maintaining the higher temperatures needed.
Board warpage is also a potential problem depending on the materials used in the PCB. The 
new reflow oven designs offer a centre support rail in the critical areas, reflow and cooling 
zones, to counteract this.
It is possible that existing machinery can operate at the higher temperatures. However, 
some may need significant modification or adjustment. Another issue for the reflow process 
is the smaller process window. By using nitrogen to solder under an inert atmosphere, 
Goosey (2003) claims that several process improvements are achievable. A wider process 
window, improved wetting and improved solderability are among the benefits. Richards 
(2003) reports that Japanese manufacturers have noticed reduced voiding in BGA’s when 
inerting is used. Voids are cavities inside solder joints caused by gases released during 
reflow soldering or flux residues trapped in a solder joint before the solder solidifies.
In general it is advised to use convection reflow as infrared and vapour reflow soldering 
will not reach the required temperatures and will have lower throughput respectively. 
Convection reflow methods were used in this study. Concern has also been expressed at the 
increased energy consumption that will be needed to reach the higher temperatures.
1.5.7 Rework
The rework and inspection of lead-free solder joints is considerably different from the 
traditional tin-lead joints. The higher temperatures needed for lead-free soldering shrinks 
the process window considerably. The margin between the minimum temperature for 
reliable reflow soldering and the maximum temperature for materials safety has
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significantly decreased. It is important that rework thermal profiles are kept closely similar 
to the original reflow profiles. This is because a minimum of two reflow cylces is required; 
removal and replacement per rework and these extra thermal cycles could have adverse 
effects on components and boards. If thermal profiles for rework are kept similar to original 
reflow profiles the performance and reliability of the equipment for the original design 
should not be compromised.
Other important issues for rework of lead-free solder are highlighted by Goosey (2003). 
These include using the correct lead-free solder alloy as there are known incompatibilities 
between certain alloys. If alloys are mixed because of rework it could possibly compromise 
reliability. There is also the issue of encountering several lead-free solders in service 
instead of one standard alloy. Each one will have its own process requirements and 
conditions. This could mean that assemblers will have to establish specific procedures for 
each type of solder.
1.6 Key to Successful Lead-Free Assembly
Successful lead-free assembly will be achieved if manufacturers pay attention to the impact 
that lead-free solder will have on each aspect of the process. In this study two of the main 
processes involved in electronic manufacturing, namely solder paste printing and reflow 
soldering are investigated. Both processes were evaluated using a chosen lead-free and tin- 
lead solder and the results were compared. Micro ball grid arrays ((iBGA’s) were used to 
populate the printed circuit boards. BGA’s are surface mount electronic devices that have 
gained a large market share in the electronics packaging industry due to their compactness 
and large number of inputs and outputs.
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1.7 Project Objectives
This project examines two surface mount technology (SMT) processes; the solder paste 
printing process and the reflow soldering process. Introducing lead-free solder into the 
electronics manufacturing environment raises many questions, the most important being:
• Are the new materials suitable for use in existing processes?
• Can existing processes provide results equal to or better than tin-lead solder when a 
lead-free alloy is used?
• What are the optimum process settings to repeatedly produce these good results? 
The goal of this project was to investigate and to address these issues. More specifically the 
objectives were:
• To determine if lead-free solder could be used in existing SMT processes
• To plan, select and conduct appropriate experimental designs on the solder paste 
printing process and reflow soldering processes
• To determine whether results are comparable to tin-lead solder.
• To establish the optimum process settings for the chosen lead-free solder
1.8 Conclusion
The introduction of lead-free soldering to electronics manufacturing is inevitable. 
Legislation combined with market pressure and the growing consumer awareness of the 
harmfulness of lead has ensured this. As a result, the implications to electronic equipment 
manufacturers are wide ranging and varied. This chapter has noted and discussed the 
reasons for the introduction of lead-free soldering and has outlined many of the issues 
facing manufacturers. The chapter also presents the goals and objectives of this research.
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Chapter two introduces surface mount technology (SMT) and its processes. From a 
review of the available literature it is observed that the process step of stencil printing is 
the most critical step involved. The chapter examines this process in detail and 
considers some of the issues involved in stencil printing.
2.1 Surface M ount Assembly
Lee (2002) indicates that the electronics industry has progressed from using through- 
hole technology (THT) from the 1960’s to the 1980’s to using surface mount 
technology (SMT) devices from the mid 1970’s to present day. Surface mount devices 
(SMDs) such as chip scale packages (CSPs), direct chip attach (DCA), and ball grid 
arrays (BGAs) are currently satisfying the need for higher circuitry density. Passive 
components such as resistors, capacitors, and inductors are also available as surface 
mount components and provide large real estate savings on printed circuit boards 
(PCBs). Other advantages of SMDs over THT include reduced weight and volume, 
lower cost, and better performance. This has lead to SMT becoming the major assembly 
technology in electronic manufacturing. The emergence of SMT has brought with it the 
manufacturing processes needed to assemble surface mounted PCBs. In general there 
are three major types of SMT board assembly as explained by Prasad (1997). Each 
assembly type requires its own process sequence and type of equipment. Type I SMT 
assembly contains surface mount components only. These can be mounted on one or
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both sides of the board. Typically components on the top-side are reflow soldered first 
after which the components on the bottom side are reflow or wave soldered into 
position. Wave soldering is used if  the components on the underside are large or heavy. 
If this is the case adhesives have to be used to secure the components in place resulting 
in extra steps in the assembly process. Figures 2.1 and 2.2 are typical of a type I board 
schematic and process assembly.
Depending on the type of flux used, cleaning may or may not be needed. If cleaning is 
needed, it could be done after the first or second soldering process step or after both. In 
some cases manufacturers have successfully employed a single cleaning process. If a 
no-clean flux is used in the assembly, cleaning is eliminated from the process reducing 
the number of process steps. When components are placed on one side of the PCB only, 
the assembly would be completed at step 4 of the process flow chart shown in Figure
Small outline integrated Leadless ceramic chip
circuit (SOIC) Chip capacitor carrier (LCCC) Solder paste
Chip capacitor „ .
Leadless ceramic chip
carrier (LCCC)
Figure 2.1 Schematic of Type I surface mount PCB
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Figure 2.2 Example assembly process for Type I surface mount boards
Type I assembly could be considered the purest form of SMT assembly as only SMDs 
are used on the boards. Type II and type III assemblies include some through hole 
components (THCs) as shown in Figures 2.3 and 2.4. Type II assembly has both SMDs 
and THCs on one side of the PCB and surface mount chip components on the other side. 
These assemblies offer flexibility in using THCs for some components that aren’t yet 
available as surface mount devices. Type II assemblies however require both wave and 
reflow soldering. This means extra process steps in the assembly, extra equipment, and 
ultimately these types of PCB are more expensive to manufacture.
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Chip capacitors Chip capacitor
Figure 2.3 Schematic of Type II surface mount PCB
Through hole components
r r— 1 r— 1
S  E r
Chip 
capacitors
Figure 2.4 Schematic of Type III surface mount PCB
Type III assemblies have THCs on one side of the PCB and surface mount chip 
components on the other side. These type of assemblies only require wave soldering and 
are regarded as the first step in the transition from THT PCBs to full surface mount 
PCBs.
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BGAs are typical surface mount devices that have gained a large market-share in the 
electronics packaging industry. This is due to their compactness and large number of 
inputs and outputs that facilitates the trend toward smaller and lighter electronic 
products without the loss of equipment performance. Their attractive characteristics 
mean they have become integral to many electronic systems from military to consumer 
applications. Koch (1998) also highlights the fact that BGAs can be processed in a 
standard surface mount assembly line.
The BGA assembly process is similar to type I PCB assembly comprising the three 
main process steps o f stencil printing, component placement and reflow soldering. At a 
glance this assembly process appears straightforward but there are many variables 
within each step that require consideration. The process step considered the most critical 
is the initial step of stencil printing. Montgomery et al (2000), Gopalakrishnan and 
Srihari (1999), and McPhail (1996) all report that over 60% of defects in a surface 
mount assembly process can be attributed to the stencil printing process. If the initial 
step of the SMT assembly process is prone to high defect rates then the degree of 
control on the remaining process steps will have little effect. Any defects generated in 
the stencil printing process will add increased costs downstream due to rework and 
lower yield. As a result the stencil printing process can be considered the most 
important process step in the process and warrants careful attention for the introduction 
of lead-free solder. It has often been said that the solder joint was formed before you 
ever got to the reflow oven.
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Solder stencil printing is the process by which solder paste is deposited onto component 
pads on a PCB before component placement as explained by Judd and Brindley (1999). 
After component placement and the subsequent reflow soldering processes, the resulting 
solder joint serves as the electronic and mechanical connection between the electronic 
component and the PCB pads. The solder paste is deposited onto the component pads on 
the PCB using a stencil that has etched openings called apertures. The apertures match 
the land patterns of the components that are placed on the PCB after printing. The PCB 
is mechanically positioned beneath the stencil to precisely align the land patterns on the 
PCB with the apertures. A squeegee rolls the solder paste over the stencil filling the 
apertures. The squeegee then shears off the paste in the apertures as it moves over the 
stencil. After a print pass or print stroke every aperture is filled with the solder paste and 
the PCB is mechanically seperated from the stencil to leave a freestanding solder brick 
or solder deposit on each of the PCB pads. Figure 3 depicts a stencil printing process.
Direction of print
2.2 Stencil Printing Process
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Houston et al (2002) characterised stencil printing in four sub-processes. These were the 
paste roll over the stencil, aperture filling, separation of the stencil and PCB, and post­
print paste behaviour. Although stencil printing appears straightforward, when it is 
studied the process is quite complex. Clouthier (1997) claims there are 39 different 
variables spread out over five areas within the stencil printing process. In reality it is 
difficult to control all 39 variables but to optimise the stencil printing process a careful 
review of the complete process is necessary and the key variables identified. The five 
areas include the PCBs, solder paste, stencils and squeegees, printers and the 
measurement equipment. The environment in which the process is conducted could also 
be included as Haslehurst and Ekere (1996) point out.
2.2.1 PCB’s
PCB manufacturers control a number of variables that could affect the quality of the 
paste deposition on a circuit board. Coulthier (1997) lists a number of issues the PCB 
manufacturers must have control over to help ensure a good stencil printing process. 
Unevenness in the PCB caused by incorrect solder masking, raised board legend or 
board warpage during the manufacturing process can all cause the stencil not to seal to 
the pad sufficiently. This could result in smearing of the solder paste and the generation 
of short circuits downstream in the process. Accuracy of pad locations on the PCB to 
match the devices that will eventually populate the board is crucial as is the location of 
fiducials for alignment purposes. According to Coleman (2002), PCB stretch or shrink 
is another important factor. If the PCB is susceptible to any stretching or shrinking then 
pad to aperture accuracy will be affected causing a mis-registration of solder paste.
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The rheology of solder paste is recognised as the important factor when paste deposition 
is the issue. Solder paste consists of three main constituents, namely the solder alloy 
powder or particles, the flux system and the carrier system that binds the flux and solder 
alloy together. Durairaj et al (2002) discuss the microscopic structure of these 
constituents that influences solder paste rheology. Attributes such as solder particle size 
distribution, metal content, inter-particle forces and particle flux interactions can affect 
the flow of solder paste. They suggest however that the microscopic structure and 
individual constituents can be ignored and the solder paste considered as a homogenous 
mixture categorised by macroscopic properties such as density and viscosity. Lee 
(2002) outlines the importance of solder paste viscosity in relation to stencil printing. 
The viscosity needs to be high enough during storage and handling to maintain the 
suspension of the heavy metal powder or particles in the flux system and low enough 
during stencil printing so that the paste can flow easily through the stencil apertures. 
After printing the viscosity needs to be high enough to hold the shape of the deposited 
solder brick and to avoid slumping or bridging with neighbouring solder bricks. It also 
needs to be non-tacky enough to be released through a stencil aperture and sufficiently 
tacky to hold the component in place after component placement. Solder paste viscosity 
generally decreases with increased temperature. Heat generated by the ambient 
temperature and heat generated by the solder paste role during stencil printing are two 
sources of variability in solder paste viscosity. Reidlin and Ekere (1999) maintain that 
solder paste temperature could rise by 2°C during printing but due to the advancements 
made in solder paste manufacturing in the last decade the rise in temperature has little 
effect on the viscosity of solder paste.
2.2.2 Solder Paste
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Desired solder paste rheolgy is application dependent and McPhail (1996) and Burr 
(1998) provide good rules of thumb when deciding on what paste to choose. Choice of 
solder ball size for solder paste is important as it allows for good paste release from 
stencil to pad. McPhail (1996) suggests a method that will help provide paste release 
and prevent clogging. He advocates the rule that 3 solder balls of maximum solder ball 
diameter used in the solder paste should locate both horizontally and vertically into the 
finest stencil aperture. Burr (1998) agrees with the principle of the rule but recommends 
that it should be 3.5 balls that fit across the aperture. He also states that square apertures 
help with maintaining a consistent opening over round apertures.
2.2.3 Stencils
Johnson and Boyes (2002) identify material, thickness, image pattern, and aperture size 
as the key elements of stencil design. Clouthier (1997) describes the various materials 
available for stencil production and outlines the pros and cons of each material in 
relation to the common manufacturing techniques. Stencils are mostly manufactured 
using one of three technologies according to Hale (1999). The three technologies are: 
Chemical Etchins:
Chemical etching is a subtractive process that removes some of the existing material to 
form the aperture openings. Chemically etched stainless steel stencils are created by 
laminating the material with a photo resist on both sides and then exposing it to a 
phototool. The apertures are then etched from both sides simultaneously. Advantages of 
chemical etched stencils are the relatively low cost and fast throughput time. The 
disadvantages are the lack of repeatability of aperture widths and the creation of a knife- 
edge contoured type finish on the aperture walls. Such finish can impede the paste
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release from a stencil but can be counteracted through a post process procedure called 
electropolishing according to Gloukler (2001).
Laser Cutting
Laser cutting like chemical etching is a subtractive process. A programmable laser cuts 
the aperture opening in the material surface based on xy coordinate positioning. 
Electropolishing might be required as laser cutting can cause a rough cut on the aperture 
wall. The advantages of laser cut stencils over chemically etched stencils are the 
repeatability of the aperture size, the elimination of a knife edge finish and the there is 
no misalignment of top and bottom side phototools. The main disadvantage is the laser 
cuts each aperture individually. Therefore the more apertures the more time consuming 
and expensive the process becomes.
Electroformins
Electroforming is an additive process. The stencil is constructed by imaging photoresist 
on a substrate where the apertures are intended and then plating nickel, atom-by-atom, 
layer-by-layer around the resist to create the stencil. Any desired thickness or aperture 
shape is possible making electroforming the most flexible of the available processes. 
However throughput time and costs are high.
In general chemically etched stencils are suitable for applications where the smallest 
component pitch is 0.6 mm or higher. Laser cut and electroformed methods should be 
considered when dealing with pitch dimensions of 0.50 mm or under. Pitch size is the 
distance between component leads or solder balls and is component specific.
Stencil thickness is determined by the pitch size of the component. For example, Burr
(1998) recommends a 0.005mm to 0.006 mm thickness for BGAs. It is important that 
the stencil thickness is correct so that enough solder paste is deposited on the PCB pad.
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The ideal scenario during the stencil printing process is all the paste that filled the 
apertures during a print cycle releases from the aperture walls and attaches to the PCB 
pads after PCB and stencil separation. According to Coleman (2000) the ability of the 
paste to release from the inner aperture walls depends on three major factors:
1. The print area ratio
2. The aperture side wall geometry
3. The aperture wall smoothness
The print area ratio is the area beneath the aperture opening divided by the area of the 
inside aperture wall. The generally accepted guideline for sufficient paste release is for 
the ratio to be greater that 0.66. When the stencil separates from the PCB, the paste 
release experiences competing forces, does the paste transfer to the PCB pad or stick to 
the aperture sidewalls? If the print area ratio is 0.66, the probability is the process will 
achieve 80% paste release or better. Aperture sidewall geometry and smoothness is 
dependant on the stencil technology employed and also affects paste release. An 
aperture with a knife-edge finish will not release as much paste as a straight walled 
finish at a given print or ratio. Similarly a laser cut stencil with an electropolished finish 
will have smoother sidewalls than a non-electropolished laser cut stencil and will 
release a higher percentage of paste at a given ratio.
Stencil cleaning is another important issue to consider when trying to achieve a defect 
free stencil printing process. Different cleaning techniques are required for clean and 
no-clean solder pastes. It is essential that the cleaning technique removes all solder paste 
residue from the stencil without damaging it. Excess paste remaining on a stencil can 
create solder balls or clog the apertures, which will cause skipping. Clouthier (1996) 
outlines the different types of stencil cleaning techniques available taking into account 
the process, environmental, health, and safety considerations. Manufacturers that have
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successfully adopted no-clean technology have eliminated cleaning from their process. 
However it may be necessary to clear away any excess material from time to time if  it 
accumulates on the stencil. Bixenman and Pitarys (2001) discuss cleaning for fine pitch 
stencils and recommended that the bottom side of a stencil should be cleaned to prevent 
small amounts of solder paste drying and accumulating around the base of the aperture. 
This could be argued for all surface mount stencil printing and not just fine pitch 
printing.
2.2.4 Saueeeees
Prasad (2001) states that squeegee wear, pressure, and hardness contribute to the final 
print quality of the solder paste. Two commonly used materials for squeegees are 
polyurethane (PU) and metal. The hardness of these materials contributes to the 
respective wear and pressure effects of each squeegee type.
The edge of a squeegee should be sharp but hard enough to endure the thousands of 
print strokes it will encounter. Ideally it should wear uniformly to maintain the print 
characteristics over the squeegees life. Generally PU squegees tend to wear more easily 
than metal squeegees because they are softer. However a metal squeegee can cause wear 
on the stencil.
An incorrect squeegee pressure could result in unacceptable paste prints. If it is too low 
it could skip over an aperture resulting in an open joint downstream and if  it is too high 
it could cause smeared prints or damage the squeegee or stencil. Also, a softer squeegee 
coupled with excessive pressure tends to scoop out the solder paste from any wide 
apertures. However as Lau and Yeung (1997) point out a softer squeegee is more 
suitable to dual thickness stencils where apertures for fine pitch and standard surface 
mount components are present on the one stencil. The softer stencil can move over any
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contours more easily than a metal squeegee. A metal squeegee is more suitable to fine 
pitch printing. A general requirement of all squeegee types is that they are resistant to 
the various components of the solder paste and any other materials it comes into contact 
with.
2.2.5 Stencil Printing Machines
Settings of stencil printing machine parameters have a profound effect on the final print 
quality of the solder paste. Table 2.1 lists the typical parameters that can be controlled 
on these machines. Authors such as Poon (1999) and Gopalakrishnan and Srihari (1999) 
have conducted experiments on these machine parameters to optimise the respective 
processes. Results have shown that various parameters have an effect on print quality 
depending on the application.
Squeegee pressure Separation speed
Printing speed Print pressure
Squeegee angle Number of print strokes
Temperature Snap off distance
Cleaning Interval Print direction
Table 2.1 Typical stencil printing machine parameters
It can be seen from the above discussions on stencil printing why it must be considered 
as one of the crucial processes in electronic manufacturing. As a result it warrants 
special attention and experimentation when introducing lead-free solder.
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This chapter documents a review of the stencil printing process and discusses the factors 
involved in achieving a good quality solder paste print definition. The chapter also 
explains where stencil printing fits into the overall SMT manufacturing process. The 
review of the literature indicates that the stencil printing process is the most critical step 
in the SMT manufacturing process. As a result of this it was deemed important as part 
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CHAPTER 3
EXPERIMENTATION ON A STENCIL PRINTING PROCESS
3.0 Introduction
In the previous chapter it was explained how important the stencil printing process is to 
electronic manufacturing. As a result, part of this project evaluates the stencil printing 
process to investigate whether lead-free solder can produce results equal to or better 
than tin-lead solder. This chapter comprehensively outlines the planning, designing, 
conducting, and results of a designed experiment on the stencil printing process.
3.1 Experimental Design Planning
Montgomery (2001) describes experimental design as a series of tests in which 
purposeful changes are made to the input variables of a process so that changes in the 
output response may be observed and reasons for the change identified. Experimental 
design techniques are useful for process and product design, development and 
improvement. Most manufacturing processes are ideal for making use o f this powerful 
analytical tool, as they have many input variables and identifiable key quality 
characteristics on the output that provide experimenters with readily available factors 
and responses.
The planning of experimental designs that precedes any experimentation is as important 
as the execution of the experiment itself. Hahn (1977) and Barton (1997) discuss basic 
considerations and practical aspects of planning experiments. Montgomery (2001) 
provides a seven step approach to planning and designing experiments. The first three
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of these steps listed below constitute the pre-experiment stage. Coleman & Montgomery 
(1993) present useful suggestions on how to flesh out these important steps.
>  Recognition and statement of the problem
> Choice of factor levels and range
> Selection of response variable
After the planning stage, a design is selected, the experiment is then conducted and the 
resulting data is analysed. To ensure the success of this study on the stencil printing 
process, extensive planning and review was carried out in the pre-experiment stage.
3.2 Objectives
Stencil printing is a crucial step in the surface mount manufacturing process. The 
introduction of lead-free solder into the electronics manufacturing environment raises a 
number of questions, namely:
• Are the new materials suitable for use in existing stencil printing processes?
• Can an existing process provide sufficient solder paste release for a good print
definition equal to or better than that achieved by tin-lead solder?
• If it can, what are the optimum process settings to repeatedly produce these good 
results?
The challenge facing manufacturers is one of discovering whether their existing 
processes will work with the new material and if  it does what are the new parameter 
settings to optimise the process output.
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When deciding on the factors for the stencil printing experimental design, the whole 
printing process was considered together with knowledge of the particular process being 
experimented upon and best manufacturing practises. Previous experiments conducted 
on various other stencil printing processes were reviewed to examine what factors, and 
levels, and ranges were used. Poon (1999) performed an extensive screening experiment 
on eight process and material factors identified as potentially significant to the output 
quality of a stencil printing process. A metric based on the volume of solder paste 
printed and the number of stencil printing defects determined by visual inspection were 
the responses chosen by Poon. A 28-3 fractional factorial was used in Poon’s design and 
the eight factors included in the experiment are listed below. Sometimes temperature 
and humidity are difficult to control factors, however in this experiment they were 
considered controllable factors due to the type of equipment being used.
• Printing speed
• Squeegee angle
• Temperature of printing chamber
• Viscosity of solder paste
• Cleaning interval
• Separation speed
• Humidity of printing chamber
Poon’s experiment found temperature and cleaning had the most significant effects on 
the response. Several other experiments used similar process and material factors along 
with other factors that were suspected causes of variation on the response being 
examined. In their study on process development for ball grid array assembly, 
Gopalakrishnan and Srihari (1999) included paste type and the stencil thickness as
3.3 Factors, Levels and Ranges
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factors. Gagne et al (1996) also used these factors along with squeegee pressure, 
squeegee speed, temperature and humidity. Gopalakrishnan and Srihari (1999) also used 
the size of the stencil apertures as did Pochareddy et al (2000).
Snap off, that is the distance between the stencil and PCB, was another factor deemed 
important enough by some to experiment with. Montgomery et al (2000) set levels of 
0.01 inches and 0.04 inches for snap off in their experiment while the levels 
Manjeshwar et al (2002) used for this factor was 0 inches and 0.005 inches. 
Montgomery et al (2000) found snap off to be a significant effect on the mean solder 
volume of solder paste deposits.
From a review of available literature it is clear that squeegee pressure, separation speed, 
and printing speed are common factors in most experimental designs conducted on 
stencil printing processes. Process knowledge and best manufacturing practises would 
agree that these are the most important factors. Durairaj et al (2001) identified these 
factors as the key process variables when dealing with stencil printing processes. Other 
factors in designed experiments on stencil printing process are selected depending on 
the process under test and the objectives of the particular project.
The factors selected for this experiment were based on available literature such as Poon
(1999) and Durairaj et al (2001) and knowledge of the printing process. Table 3.1 lists 
the factors and levels used.
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Factor Low Level High Level
A Print Speed 10.8 mm/sec 13.2 mm/sec
B Squeegee Pressure 3.6 kg 4.4 kg
C Separation Speed 10% 15%
D Snap off 0mm 1.0mm
E Cleaning Interval Every 5 Boards Every 10 Boards
F Solder Paste Lead-Free Tin-Lead
Table 3.1 Factors for stencil printing experimental design
Some of the factors required additional clarification such as what constituted a cleaning 
process and what were the solder pastes to be used. The process engineers decided a 
cleaning process would consist of an underside clean and blow out of the stencil and it 
was decided that the type of solder pastes to be used were a 95.5Sn 3.6Ag 0.7Cu (Kester 
R910) lead-free alloy and a standard 63 Sn 37Pb (Kester 256) alloy for the tin-lead 
solder. The type of solder paste was included as a factor in order to examine the effect 
lead-free solder paste has on the process in comparison to tin-lead paste.
3.4 Experimental Response
It was desired to select a measurable response that would provide data regarding the 
amount of solder paste applied during the process. Solder paste height and solder paste 
volume were therefore selected as the responses. Most experimental designs conducted 
on this type of process have used similar responses. The IPC-7095 (2000) standard 
recognises paste height and paste volume as being the key responses in the solder
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stencil process. Rajkamur et al (2000) give details regarding the importance of solder 
paste deposit height. If the height is too low there will be insufficient solder to produce 
a good solder joint and if  it is too high it could cause bridging with neighbouring solder 
joints causing a short and immediate failure.
It was also decided to measure a second type of response. It is always useful to 
minimise variation in any process. A competitive advantage can be gained from 
producing many parts with few defects so it stands to reason that minimising variation 
in any quality characteristic is important. As a result, in addition to considering the 
solder paste height and volume, height variability and volume variability were also 
investigated to develop a robust process. The variance of both solder paste height and 
volume was considered as the measure o f dispersion. As variance follows a chi-squared 
distribution according to Wu and Hamada (2000), a natural logarithm (In) 
transformation was used to normalize the variance data as per equation (1). The 
transformed value, (y) was then used as the experimental response. 
y = \n(s2) (1)
where:
y  is the transformed response for height or volume variance 
s2 is the height or volume variance
3.5 Measurement System
Clouthier (1997) lists a number of variables that require consideration when deciding 
the type of measurement system to use. In this study, a Solder Paste Inspection and Data 
Analyser (SPIDA) machine capable of automatic paste height measurement and volume 
calculation was used. Figure 3.1 displays a picture of the SPIDA machine.
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Figure 3.1 SPIDA machine for automatic solder paste height measurement and 
volume calculation
This was a 2 D measurement system and provided a cost effective method of capturing 
the information from the experiment.
3.6 Experimental Design
A 2 ¡y6-2 fractional factorial was chosen as the experimental design with design 
generators E=ABC and F=BCD. A full factorial would have required 64 runs and thus 
proved costly. For the purpose of this study the fractional factorial design was 
considered satisfactory by the project team involved. The fractional factorial selected 
was a resolution IV design, therefore no main effects were aliased with any other main 
effect or two factor interactions, but two factor interactions could be aliased with each 
other. Due to cost and time constraints one replicate of the experiment was run.
A PCB containing sixteen locations for 100 pin (iBGA devices was used as the test 
board. Test board dimensions were 16cm x 10cm and the layout of the board is shown 
in Figure 3.2. A Hot Air Solder Level (HASL) PCB finish and Organic Solderability 
Preservative (OSP) PCB finish were used for the tin-lead solder paste and the lead-free 
solder paste respectively. A DEK 260 screen printer was used to print the solder paste 
onto the pads of the test boards.
3.7 Experiment Set-up
3.8 Experimental Runs
The experimental runs were completed in the sequence shown in Table 3.2. The factors 
for each treatment combination were set and each run was conducted resulting in 
sixteen PCB’s with solder paste deposits. Each printed PCB was numbered and 
inscribed to distinguish whether it was tin-lead or lead-free paste. A 100-pin jaBGA 
array implies 100 paste deposits per BGA location on each test board. For the purpose
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of this study five BGA locations were chosen and five paste deposit measurements were 













5 1 10.8mm/sec 3.6kg 10.50% 0.5mm Every 10 Boards Tin-lead
11 9 10.8mm/sec 4.4kg 9.50% 1.0mm Every 10 Boards Lead Free
6 2 13.2mm/sec 3.6kg 10.50% 0.5mm Every 5 Boards Tin-lead
13 10 10.8mm/sec 3.6kg 10.50% 1.0mm Every 10 Boards Lead Free
9 3 10.8mm/sec 3.6kg 9.50% 1.0mm Every 5 Boards Tin-lead
16 4 13.2mm/sec 4.4kg 10.50% 1.0mm Every 10 Boards Tin-lead
14 11 13.2mm/sec 3.6kg 10.50% 1.0mm Every 5 Boards Lead Free
3 5 10.8mm/sec 4.4kg 9.50% 0.5mm Every 10 Boards Tin-lead
7 12 10.8mm/sec 4.4kg 10.50% 0.5mm Every 5 Boards Lead Free
15 6 10.8mm/sec 4.4kg 10.50% 1.0mm Every 5 Boards Tin-lead
2 13 13.2mm/sec 3.6kg 9.50% 0.5mm Every 10 Boards Lead Free
10 7 13.2mm/sec 3.6kg 9.50% 1.0mm Every 10 Boards Tin-lead
1 14 10.8mm/sec 3.6kg 9.50% 0.5mm Every 5 Boards Lead Free
8 15 13.2mm/sec 4.4kg 10.50% 0.5mm Everv 10 Boards Lead Free
4 8 13.2mm/sec 4.4kg 9.50% 0.5mm Every 5 Boards Tin-lead
12 16 13.2mm/sec 4.4kg 9.50% 1.0mm Every 5 Boards Lead Free
Table 3.2 Stencil printing experimental runs
3.9 Analysis Method
Each of the solder paste height and solder paste volume measurements were captured 
using the SPIDA machine. The actual measurements are shown Appendix A. The mean 
height and mean volume of the twenty five measurements was used for the analysis and 
the variance was represented by the variance of the twenty-five measurements for height 
and volume respectively. The variance data was then normalised using the 
transformation in equation (1).
It is important to correctly consider the twenty five height and volume measurements as 
duplicate measurements and not replicates because the five locations chosen from each 
PCB were processed under the same conditions and at the same time. If these were
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incorrectly considered as replicate measurements this could lead to incorrect inferences 
regarding the process as highlighted by O’Neill &  Donovan (2004). Experiments using 
duplicate measurements should be treated as unreplicated designs according to 
Montgomery (2001). Unreplicated designs underestimate the true error value so many 
experimenters pool the higher order interactions and use this as an estimate o f the error. 
Another method o f analysing unreplicated designs is that o f Daniel (1959). He proposed 
using half-normal probability plots o f the effects making the assumption that the data 
comes from a normal distribution with mean zero. When plotted, nonsignificant effects 
should lie approximately on a straight line while significant ones tend to lie o ff the line. 
The standard method for identifying significant effects in unreplicated experiments has 
become the normal probability plot but the problem with this method is the subjectivity 
regarding what constitutes being on or o ff the straight line.
In their review on methods for analysing unreplicated designs, Hamada and 
Balakrishnan (1998) state that many o f the methods rely on the assumption o f effects 
sparsity. This is the hypothesis that only a small proportion o f the factors have effects 
that are large. They estimate that in practise 20% o f effects are significant. The 
subjectivity concerning what constitutes a point lying o ff the straight line in a normal 
probability plot has been the cause for much debate and has lead to the introduction o f 
other methods for analysing unreplicated experiments. Box and Meyer (1986) proposed 
a Bayesian approach where the experimenter supplies “ a priori”  probability o f a factor 
being significant and computes, as a function o f the results, the “ a posteriori”  
probability o f this being the case. Benski (1989) proposed using a Shapiro-Wilk test to 
indicate the presence o f significant effects. Once significant effects were indicated 
Benski proposed using an outlier test to identify the significant effects. The advantage 
o f Benski’ s approach is that there is no need for subjective judgment on what points are
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lying on or o ff a straight line on a normal probability plot. Other methods o f analysis o f 
unreplicated designs include Holms and Berrettoni (1969), Zahn (1975), Lenth (1989), 
Dong (1993), Schneider e t a l  (1993), and Venter and Steel (1996).
O f the methods reviewed by Hamada and Balakrishnan (1998), Lenths method proved 
to be the most powerful and probably the simplest method o f analysing unreplicated 
experiments. Lenth (1989) devised a formal test commonly known as Lenth’s method 
for analysis o f unreplicated designs. The test provides quantitative confirmation o f 
effect significance based on a robust estimator o f the standard deviation called the 
p s e u d o  s ta n d a r d  e r r o r  or P S E  and is described below.
3 .9 .1  L e n th ’s  M e th o d
It is hard to draw definite conclusions from normal probability plots due to the 
subjectivity o f the method. As a result Lenths method was used to help verify and 
conclude whether or not the identified factors were in fact significant 
Lenth’s method o f analysis o f unreplicated factorials is a quick and easy technique to 
detect significant effects. The p s e u d o  s ta n d a r d  e r r o r  (P S E )  is calculated in the 
following way:
Let 0, denote the estimated factorial effects and s a the standard error be calculated as,
s„ = 1 .5  y. m edian 0, (2)
The P S E  is then calculated as,
PSE  =  1.5 x  m edian . , \d, I 0 )
|0 ,|<2 .5j „ | 1 ]
with the P S E  essentially computed from a trimmed median o f |^ | values, as the median 
is computed using the values o f |^ | that are less than 2.5 x s 0 . The estimated effects are 
then divided by the P S E  to create a t  like statistic, I, I. These statistics are compared to
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critical values o f in d iv id u a l e r r o r  r a te  (IER) as recommended by Y e  and Hamada 
(2000) for factorial experiments to decide on whether an effect is significant.
3.10 Experimental Design Analysis
The results from this experiment were analysed using two o f the methods identified for 
analysis o f  unreplicated experimental designs. The first method used was Daniel’s 
normal probability plot method. The factorial effects were calculated and plotted on 
normal probability graphs from which effect significance was estimated. The second 
method used was that developed by Lenth. This was used to provide confirmation or not 
o f the results observed from the normal probability plots. Section 3 . 1 1  presents the 
analysis and discussion o f the results relating to the solder paste height response while 
section 3 .12  does likewise for the solder paste volume response.
3.11 Experimental Design Analysis -  Solder Paste Height Response
The normal probability plots for mean solder paste height and solder paste height 
variance were constructed. Effect significance for each response was identified by 
examining what effects lay o ff the straight line. The main effects plots for factors 
identified as being significant were also constructed. Lenth’ s method was then 
employed to provide quantitative confirmation o f the results observed from the normal 
probability plots.
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Figure 3.3 Normal probability plot o f effects for mean solder paste height
The normal probability plot o f effects for mean height in Figure 3.3 depicts a straight 
line with none o f the plotted points lying o ff the line. This would indicate that there are 







Figure 3.4 Normal probability plot o f  effects for solder paste height variability (In)
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Examination o f the normal probability plot o f the effects for solder paste height 
variability in Figure 3.4 suggests that factor F (paste) lies o ff the straight line. This 
implies the paste factor has a significant effect on the height variability response.
Paste
Figure 3.5 Main effects plot for the In (Height Variance)
Figure 3.5 displays the main effects plot for natural log o f the solder paste height 
variance. It can be seen that the lead-free solder produces less variation in the paste 
deposit height than the tin-lead solder. Although the jy-axis o f Figure 3.5 shows the 
transformed (In) domain, this statement is also valid for the untransformed variance.
3 .1 1 .2  S o ld e r  P a s te  H e is h t  R e s p o n s e  A n a ly s is  -  L e n th ’s  M e th o d
To determine effect significance the estimated effects and corresponding |*m i| values
were calculated and compared to tables o f critical values o f IE R  given by Y e  &  Hamada 
(2000) and assessed at a =5%. The critical value at a  = 5% for 15  effects values was 2.16 . 
From examination o f the \tPSEJ\ values in Table 3.3, none appear to be greater than 2.16.
This suggests there are no significant factors affecting mean solder paste height and 










AC - 0.004695 1.3179
AD - 0.002375 0.6667
AE - 0.005985 1.6800
AF - 0.003905 1.0961
BD -0.001365 0.3832
BF - 0.000535 0.1502
ABD - 0.000065 0.0182
ABF - 0.006755 1.8961
Table 3.3 Estimated effects for mean solder paste height and corresponding t PSEi 
values
Table 3.4 presents the estimated effects and corresponding t PSEi values for solder
paste height variability. From inspection o f the table it can be seen that Factor F, i.e. the 


















Table 3.4 Estimated effects for solder paste height variability (In) and
corresponding \ tPSE f values
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The results of the stencil printing experiment indicate that current machine settings give 
less solder paste height variation when using lead-free solder. It is very useful to 
minimise variation in any process and this experiment shows that lead-free solder 
produces less height variation than tin-lead solder at the same settings. A real cost 
saving can be made from having less waste by minimising variation in the process. The 
fact that the mean solder paste height response showed no significant effects indicates 
there is no difference when using lead-free solder paste and tin-lead solder paste at 
current machine settings. The use of Lenth’s method confirmed the findings when using 
the normal probability plots for detecting significant effects.
3.12 Experimental Design Analysis -  Solder Paste Volume Response
The normal probability plots for mean solder paste volume and solder paste volume 
variance were constructed. As before effect significance for each response was 
identified using normal probability plots and the main effects plots for significant 
factors were generated. Lenth’s method was then employed to examine if  quantitative 
confirmation of the results observed from the normal probability plots.
3.11.3 So lder Paste He ight Response Conclusions
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3.12.1 So lder Paste Volume Response Ana lys is  -  D a n ie l’s Method
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Figure 3.6 Normal probability plot of main effects for mean solder paste volume
Figure 3.6 displays the normal probability plot of main effects for the mean solder paste 
volume. Factors F and D, i.e. snap off and paste, appear to lie off the line. This suggests 
that snap off and solder paste have a significant effect on the mean volume of solder 
paste deposits.
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Figure 3.7 Main effects plot for mean solder paste volume
Snap Off
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Figure 3.7 shows the main effects plot for the two factors, Snap off and Paste that were 
identified as statistically significant for the mean volume of the paste deposits. Tin-lead 
solder produces a paste deposit with greater volume than lead-free solder under identical 






Figure 3.8 Normal probability plot of effects for solder paste volume variability (In)
Figure 3.8 displays the normal probability plot of main effects for volume variability. 














Figure 3.9 Interaction plot for the In (Volume Variance)
Figure 3.9 shows the statistically significant interaction for the variation in volume of 
the paste deposit. Minimum variation in volume is observed when lead-free solder is 
used in association with a low print speed.
3.12.2 Solder Paste Volume Response Analysis -  Lenth’s Method
As with the solder paste height response the estimated effects and corresponding \tPSEj\
values were calculated and compared to tables of critical values of IER. The critical 


















ABF - 0.00022 0.3667
Table 3.5 Estimated effects for mean solder paste volume and corresponding
t  P S E ,i values
From examination of the im>/| values in Table 3.5 it can be seen that factors D and F, 
i.e. snap off and paste are significant. The interaction of B and F is also seen as 
statistically significant. These factors and interactions all have |iPiSE>,| values exceed the 
critical value of 2.16.
Term Effect
















Table 3.6 Estimated effects for solder paste volume variability (In) and
corresponding P S E J values
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volume variability. The tPSEJ value for the interaction AF ie, the print speed and
paste, is 2.148 and borders on the critical value of 2.16. This interaction was identified 
as significant in the corresponding normal probability plot shown in figure 3.6.
Table 3.6 shows the estimated effects and corresponding t PSEJ values for solder paste
3.12.3 Solder Paste Volume Response Conclusions
Factor F, i.e. paste was found to be statistically significant for mean volume. It was 
shown by the main effects plot that tin-lead solder produces a paste deposit with greater 
volume than lead-free solder under identical operating conditions. Although statistically 
significant, this is not felt to be of much practical significance as the difference in mean 
volumes between lead-free and tin-lead is quite small. As a result it can be assumed that 
current SMT technology is capable of producing good quality solder paste deposits 
using lead-free solder paste. A higher volume of deposit is also observed with a Omm 
snap off. It is therefore advisable to use a snap off of Omm in such a solder stencil 
process. The experiment also shows that minimum volume variation was observed 
when lead-free solder is used in association with a low print speed. This result applies to 
the equipment used in this experiment. Again Lenth’s method provide results that were 
similar to that observed when normal probability plots were used to identify effect 
significance.
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Results from the stencil printing experiment were analysed using two of the methods 
identified for analysis of unreplicated experimental designs. The first method used was 
Daniel’s normal probability plot method. The factorial effects were calculated and 
plotted on normal probability graphs from which effect significance was estimated. The 
second method used was that developed by Lenth. Based on the results of the 
experiments, predictive equations were established to model the effect that the factors 
identified as significant have on the responses. In the case of the mean height of solder 
paste deposits, no factor was identified as significant. This implied that there was no 
significant difference between lead-free solder and tin-lead solder.
3 .1 3 .1  S o ld e r  P a s te  H e is h t  V a r ia b ility  C o n c lu s io n s
The solder paste (Factor F) was identified as significant in the solder paste height 
variability experiment. The effects and ANOVA table for solder paste height variability 
together with the raw data is presented in Appendix A. The height variability predictive 
model was developed based on the significant factor Paste. The 0.264 term in the model 
equates to half the Paste effect. The constant value in the model represents the overall 
grand average of the solder paste height variability.
The model is presented below:
y  = -7.226 + [0.264]xF 
where: 
y  =  \n ( s 2)
3.13 Stencil Printing Experiment Conclusions
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When the level of factor F is set to lead-free solder the predicted variance becomes:
S Lead-Free = 0.023mm
When the level of factor F is set to tin-lead the predicted variance becomes:
S Tin-Lead = 0.031 m m
It is always useful to minimise variation in any process and this experiment 
demonstrated that lead-free solder produced less solder paste height variation than tin- 
lead solder at the same settings. Although the difference is statistically significant it is 
not felt to be of much practical significance.
3.13.2 Mean Solder Paste Volume Conclusions
Factors D, (snap off) and F, (paste) and the interaction BF were identified as significant 
in the mean solder paste volume experiment. The mean volume predictive model was 
developed based on these significant factors. The effects and ANOVA table for mean 
solder paste volume together with the raw data is presented in Appendix A.The 
predictive model is presented below:
y  = 0.0264 + [- 0.00068]^ + [O.OOl l]xF + [- 0.0065]xfl/r
From examination of the main effects plot for snap off presented in Figure 3.7 section
3.12.1 it was observed that the highest volume was achieved at the low level setting of
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Omm. The predicted responses when using lead-free and tin-lead solder paste, printed 
with a snap off of Omm are:
y  Lead-Free = 0-02594mm3
y  Tin-Lead = 0.02822mm3
These values indicate a very small difference in predicted responses for mean solder 
paste volume when using lead-free paste and tin-lead paste. As with the solder paste 
height results, although the difference is statistically significant it is not felt to be of 
much practical significance.
3.13.3 Solder Paste Volume Variability Conclusions
An interaction between the print speed and solder paste factors (Factors A & F) was 
identified as significant in the solder paste volume variability experiment. The effects 
and ANOVA table for the solder paste volume variability together with the raw data is 
presented in Appendix A. The volume variability predictive model was developed based 
on the significant AF interaction.
The model is presented below:
y  -  -10.83 + [~0 .29 ]xax f 
where: 
y  = l n ( s )
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From examination of the main effects plot in Figure 3.9 section 3.12.1 it can be seen 
that the least variation in solder paste volume is observed when lead-free solder is used 
in association with a low print speed.
The predicted volume variance when a low print speed is used with lead-free solder 
paste is:
¿Lead-Free =  0 - 0 0 3  8 m m 3
The predicted volume variance when a low print speed is used with tin-lead solder paste
Kin-Lead = 0.0067wm3
This demonstrates that minimum variation was achieved when using lead-free solder 
paste.
3.14 Statistical Software
The statistical software used throughout the analysis in this study was Minitab®. 
Minitab® is a statistical software package used to manage and manipulate data and files, 
design experiments, analyse data and produce the required graphs amongst other things. 
The software can be used to help in many different quality improvement projects and 
includes functionality to help with quality tools such as statistical process control and 
design of experiments. Through out the course of this study it was used extensively to 
design and analyse the experimental designs. The analysis of data using Lenth’s Method 
was completed using a standard Microsoft® Excel package.
I 6 5
This chapter documented the planning designing and conducting of an experimental 
design on the important SMT process of stencil printing. Due to the nature of the 
process an unreplicated fractional factorial was the experimental design of choice. The 
factors chosen for the experiment were based on similar experiments documented in the 
available literature and knowledge of the process used in the experiment. Four 
responses were selected. They were mean solder paste deposition height, mean solder 
paste deposition volume, solder paste deposition height variation and solder paste 
deposition volume variation. Daniels normal probability plots and Lenth’s method were 
used to analyse the data and predictive models were developed. From examination of 
the predictive models it can be concluded that current stencil printing SMT technology 
is capable of producing good quality solder paste deposits using lead-free solder paste.
3.15 Conclusion
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CHAPTER 4
ASSESSMENT OF SOLDER JOINT QUALITY
4.0 Introduction
In this chapter the implications of introducing lead-free solder into the reflow soldering 
process are discussed. Part of the project scope was to investigate the effect of using lead- 
free solder in the reflow soldering process and to assess the quality of the resulting BGA 
solder joints. An objective of the work was to compare the quality of these solder joints to 
solder joints produced in the same process using tin-lead solder. During the course of the 
project it was discovered that no standard method exists to assess the quality of BGA solder 
joints. Solder joint quality is normally assessed using lengthy reliability tests that measure 
joint strength. It would be highly advantageous if a qualitative assessment method was 
available that could determine the joint quality. As a result a scoring method based on IPC 
guidelines was developed to evaluate solder joint quality quickly and inexpensively. This 
chapter details some of the existing methods for assessing solder joint quality and explains 
the mechanics of the scoring system developed to overcome the problem posed by the lack 
of a standard method for assessing BGA solder joint quality.
4.1 Reflow Soldering
In a typical SMT manufacturing process solder paste is printed onto PCBs after which the 
PCB is populated with electronic components using pick and place machines. The 
populated PCB is then reflow soldered using a reflow soldering oven to form the solder
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joint between the device and the PCB as illustrated in Figure 4.1. Hwang (1996) describes 
the various soldering methodologies used in industry.
A  solder joint forms the electrical and mechanical connection between component and 
board. The quality o f the solder joint is important as it will contribute to the proper 
operation o f the product into which the PCB is placed.
Fans •3 E * * 5 *  H E *
Fans
Figure 4.1 Convection reflow soldering diagram
4.2 Implications of Lead-Free Solder Introduction
One o f the biggest challenges for electronic manufacturers converting their processes to 
lead-free will be the change in reflow temperatures. The melting temperature for tin-lead 
solder is 187°C. Most commercially available potential replacements to tin-led solders have 
melting temperatures higher than this. These temperatures range from 199°C up to 227°C 
as listed by Lee (1999) and Harrison e t a l (2001). The capability o f existing equipment to
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deal with these temperatures needs to be tested. Although ovens designed specifically for 
lead-free reflow soldering are available, this may not be a feasible option for all electronics 
manufacturers. Board warpage, increased energy consumption and the impact of lead-free 
soldering on electronics packages as addressed by Yang et al (2001) are other areas that 
require consideration when implementing lead-free soldering.
The focus of this study is on the quality of solder joints produced by a SMT manufacturing 
line using lead-free solder compared to those produced using tin-lead solder. Existing test 
methods were researched and examined to establish a suitable method for assessing solder 
joint quality. Through a review of the literature it was found that solder joint quality is 
normally assessed using reliability tests as described in section 4.3.
4.3 Assessment Methods for Solder Joint Quality
There are various reliability test methods used to assess solder joint quality. Many of the 
methods are time consuming and require expensive specialised equipment. Authors such as 
Wang et al (2004), Ricky Lee et al (2002), and Tu et al (2001) describe test methods such 
as temperature cycling, power cycling, and cyclic bending mechanical tests that are used to 
measure solder joint strength. Table 4.1 presents a selection of methods used in various 
projects assembled from published work. The prevalence column in Table 4.1 relates to the 
occurrence of the individual test method in the literature reviewed. Temperature Cycling 
(TC) was the most common form of testing. Electrical resistance, force and strain were 
examples of the responses that were measured. The estimated time and cost associated with 
each method was also considered. For this project it was desirable to select a test method 
that wasn’t very time consuming and was relatively inexpensive.
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From this review it became apparent that no standard method existed for assessing BGA 
solder joint quality. It was determined by the project team that none of the available 
methods were suitable from both a practical and cost perspective. As a result a scoring 
method was devised based on the IPC-A-610 Rev. C standard. This standard defines what 
characteristics to look for in a good solder joint.
Prevalence Test Method Response
6 Temperature Cycling Electrical Resistance
2 Three Point Bending Electrical Resistance
2 Vibration Test Electrical Resistance
2 Drop Test Strain
1 Shear Test Kilogram Force (Kfg)
1 Cyclic Bending Electrical Continuity
1 Peel Test Brittle Fracture
1 Four Point Twisting Electrical Resistance
1 Liquid to Liquid Thermal Shock Electrical Continuity
1 Temperature & Humidity 
Cycling
Electrical Continuity
1 Power Cycling Test Electrical Resistance
Table 4.1 Reliability test methods for BGA solder joints
4.5 Scoring Method
Since no quantitative measure to evaluate BGA solder joint quality exists qualitative data 
was gathered through inspection of solder joint characteristics in accordance with the IPC
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standard. A fast and inexpensive method of assessing BGA solder joints was devised using 
visual evaluation of the solder joints and scoring the resulting inspection data.
The techniques used to evaluate the solder joints were x-ray and cross section analysis. 
Figures 4.2 and 4.3 show examples of both.
Figure 4.2 Solder Figure 4.3 Solder
joint x-ray joint cross section
X-Ray was used to examine for defects such as bridging, open joints, and solderballs. Cross 
sectioning was used to examine the joints in detail for solder joint formation, wetting, 
voids, and alignment. It was decided that a solder joint would be evaluated under the 
following categories and scored out of ten:
• Defects





These categories were carefully chosen based on the guideline the IPC standard provided 
and knowledge of the process. A score of ten represented a bad joint and zero represented a 
good one. Each category was assigned a weight according to its importance as shown in
7 6
Table 4.2. For example an open joint is categorised as a defect that would cause failure of 
the component immediately, accordingly defects were assigned a high weighting. 





Defects D 0.90 a
Solder Joint Formation JF 0.80 b
Wetting W 0.70 c
Void Area Va 1.0 X
Void Frequency Vf 1.0 y
Alignment A 0.30 z
Table 4.2 Weighting values for BGA solder joint quality
Solder voids are cavities within a solder joint caused by gases that failed to escape from the 
joint before the solder solidified. There are two schools of thought on solder voids as 
explained by Lee (2002). On the one hand it is believed that voids reduce solder joint 
strength and affect electrical conductivity and on the other hand it is thought that voids can 
act as a crack terminator by slowing crack propagation in solder joints. Yunus et al (2004) 
describe how one of the primary functions of solder joints can be adversely affected by 
voids. Solder joints are required to conduct electrical signals and to allow this the electrical 
resistance should be as low as possible. The occurrence of large voids can reduce the cross 
sectional area of a solder joint and as a result increase resistance. Casey (1999) states that
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large voids can affect the mechanical and thermal properties of the solder joint which can 
reduce the mean time to failure.
The general consensus is that too much voiding is unacceptable. In this study the 
relationship between void area and void frequency was considered important. One large 
void occupying 50% of the solder joint was considered more serious than several smaller 
voids occupying the same area. Therefore, when void frequency (Vf) was greater than zero, 
the experimental run average weighted score denoted Ws was calculated as follows:
Ws = aD +
bJF + cW + xVa
~yvf
+ zA




Table 4.2 explains the terms used in these equations. The upper case letters denote the score 
out of ten for the visual evaluation of the solder joints and the lower case letters represent 
the associated weight for the category scored. For example the category solder joint 
formation denoted JF  is multiplied by its corresponding weight of 0.80 denoted b. Small n 
in the equation represents the number of solder balls assessed.
This method of scoring is best suited to processes with a low defect count. A high 
occurrence of defects in solder joints will cause immediate failure. Modem automated 
processes are less likely to exhibit high defect counts thus making this scoring method a 
suitable method of assessing solder joint quality from such processes.
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Each cross sectioned B G A  presented ten solder joints for scoring. Figure 4.4 shows an 
example o f a cross sectioned area. Six solder joints are visible but the actual assessment 
was conducted on ten solder joints because the test BG A  components were a 10 x10  array.
4.6 Example of Scoring Method
Figure 4.4 Example o f a BG A  cross sectional area
One BG A  was cross sectioned from each test board and scored against the criteria set out in 
section 4.5. An example o f the scores for BG A  test assembly number IF  is shown in Table













IF 1 0 3 2 3 1 1
2 0 2 1 4 2 1
3 0 1 1 0 0 1
4 0 2 1 0 0 1
5 0 3 1 5 2 1
6 0 1 1 3 1 1
7 0 2 1 2 1 1
8 0 3 2 3 1
9 0 2 1 0 0 1
10 0 4 2 0 0 1
Table 4.3 Solder joint scores for run one, lead-free
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Each of the scores from Table 4.3 were plugged into the formulas to give an average 
weighted score per BGA. The individual weighted scores for each solder joint and resulting 
average weighted score for assembly IF is shown in Table 4.4. This was repeated for each 
assembly and the average weighted scores were analysed using experimental design 
techniques as explained in Chapter 5.
A weighted score was calculated for each of the solder joints using the formulas in section
Joint Joint Joint Joint Joint Joint Joint Joint Joint Joint Average
1 2 3 4 5 6 7 8 9 10 Weighted
Score
0.71 0.46 0.18 0.26 0.59 0.48 0.46 0.74 0.26 0.49 4.63
Table 4.4 Individual solder joint scores and average weighted score for run one, lead - 
free
The calculation of the weighted score for joint 1 is presented below and is based on the 
scores awarded to joint 1 as presented in Table 4.3.
Ws = aD +
( xVa ^
bJF + cW + —  + zA
__________ y v f
n
=0.9(0) +





Reflow soldering is another important step in the SMT process. This chapter examines the 
implications of introducing lead-free solder into the process. The most important difference 
between and tin-lead and lead-free reflow soldering process is the elevated temperatures 
required for lead-free solder. An objective of this research was to compare the quality of 
solder joints made using lead-free solder to those made using tin-lead solder. A review of 
testing methods was conducted to identify a suitable test to compare the solder joints for 
this study. No suitable test was found so a scoring method based on IPC standards was 
developed to test the quality of the lead-free and tin-lead solder joints. The test method is 
based on x-ray and cross section analysis and provides a quick and inexpensive way to 
assess solder joint quality.
4.7 Conclusion
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CHAPTER 5
EXPERIMENTATION OF REFLOW SOLDERING PROCESS
5.0 Introduction
This chapter details the set-up of an experimental design conducted on a SMT reflow 
soldering process using tin-lead and lead-free solder pastes. The experiment was carried out 
to determine if the quality of a solder joint produced using lead-free solder was comparable 
to the quality of a solder joint manufactured under similar conditions using tin-lead solder. 
The chapter describes the planning and set-up of the experimental design. The analysis 
technique used to assess the experimental data is also presented and the results are 
discussed.
5.1 Reflow Soldering
Reflow soldering is the process of heating, cooling and solidifying solder paste to form the 
solder joint between mounted components and PCBs. There are several reflow 
methodologies as described by Hwang (1996). Convection reflow soldering was the 
method employed in this study. An advantage of convection reflow is the number of 
heating zones in a convection oven offers flexibility in reflow temperature profiling. 
Convection reflow also provides a slow heat transfer to the components and as a result this 






• Dwell time at peak temperature
• Cooling rate
In order to achieve good solder joints, reflow temperature profiles must be developed for 
the particular solder paste and reflow oven being used. A reflow temperature profile 
represents the relationship of temperature and time during the reflow process. According to 
Lee (2002) many component manufacturers recommend a temperature rise of 2° to 4° C per 
second as anything steeper could result in component cracking or solder paste slump. Either 
one of these two occurring could cause a board failure.
In a study carried out on the impact of lead-free solders on electronics components, Yang et 
al (2001) recommended that either the reflow conditions should change or a new set of 
materials should be developed for electronic components. Salem et al (2004) discovered 
that the peak temperature was the most significant factor in their reflow profile study of a 
Sn-Ag-Cu solder. Testing is therefore necessary to get the correct reflow temperature 
profile and to avoid any loss of component integrity.
5.1.1 Reflow Temperature Profiling
A number of studies have been conducted on reflow soldering processes using lead-free 
solders. Harrison et al (2001), Collier et al (2002) and Salem et al (2004) have all 
published work on the topic. Harrison et al (2001) selected a number of lead-free alloys and 
tested them against certain characteristics to determine and recommend a lead-free alloy of
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choice to be used in industry. The results reported that a 96Sn3.8AgO.7Cu alloy was the 
best all round solution for lead-free reflow soldering. Wetting performance, solderability, 
microstructure and other mechanical properties such as elasticity were assessed. Some of 
the inspection techniques included x-ray and cross sectional analysis.
Typical factors used in experimental designs on reflow soldering processes included the 
temperatures involved in the reflow profile. In this study a Datapac 9000 profiling kit was 
used to develop a reflow temperature profile that closely mirrored the temperature profile 
recommended for the solder paste used. Typically, the solder paste manufacturer would 
recommend such a reflow profile.
A test circuit board which mimicked the boards to be used in the experimental design was 
built and thermocouples were soldered under the on-board BGA components. A data logger 
was used to record the temperature profile experienced by the board as it passed through 
the reflow oven. The reflow oven used was 5-zone Vitronics Isotherm 500S convection 
reflow oven as shown in Figure 5.1. The recommended reflow profile for the 
95.5Sn3.8Ag0.7Cu solder paste is shown in Figure 5.2. The test vehicle was the same as 
used in the stencil printing profile as is shown in Figure 3.2 in Chapter 3. Each test board 
was printed with solder paste using the optimum settings from the stencil printing 
experiment. Eight BGA were placed in board positions 1-4 and 9-12 on each test board 











Figure 5.1 Vitronics Isotherm 500S convection reflow oven
Time (sec.)
Figure 5.2 Recommended reflow profile for 95.5Sn3.8Ag0.7Cu solder paste
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Factors and levels for the reflow soldering experimental design were chosen based on 
knowledge of the process, a review of similar work already carried out such as Gagne et al 
(1996) and Skidmore and Walters (2000) and the reflow oven used in the chosen 
manufacturing process. Six factors were selected. These related to the five temperature 
zones in the reflow oven and the speed of the oven conveyor belt. The five temperature 
zones are listed below:
• Preheat temperature 1 (Zone 1)
• Preheat temperature 2 (Zone 2)
• Soak temperature (Zone 3)
• Reflow temperature 1 (Zone 4)
• Reflow temperature 2 (Zone 5)
In relation to the reflow temperature profde shown in Figure 5.2 the first three of these five 
temperatures relate to the pre-heating and soaking zones. The last two temperatures relate 
to the reflow zone in the temperature profile. Experiments involving these factors were 
conducted on both the lead-free and tin-lead solder pastes. The response data gained from 
these experiments was combined and then analysed using nested design techniques. A new 
factor called solder paste was introduced to the experiment in the analysis. Due to the 
different melting temperatures required for tin-lead and lead-free solders the levels of the 
temperature factor are similar but not identical as shown in Table 4.3. This arrangement is
5.2 Factors and Levels for Reflow Soldering Experimental Design
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considered nested or hierarchical, the levels of the temperature zones are nested under the 
paste factor.
Tin -  Lead Factor Levels
Factor - +
Conveyor Speed 12 inches/min 14 inches/min
Preheat temperature 1 160°C 170°C
Preheat temperature 2 175°C 185°C
Soak temperature 190°C 200°C
Reflow temperature 1 220°C 230°C
Reflow temperature 2 270°C 280°C
Lead Free Factor Levels
Factor - +
Conveyor Speed 12 inches/min 14 inches/min
Preheat temperature 1 170°C 180°C
Preheat temperature 2 210°C 220°C
Soak temperature 230°C 240°C
Reflow temperature 1 245°C 265°C
Reflow temperature 2 280°C 315°C
Table 5.1 Factor levels for reflow soldering o f  tin-lead and lead-free solder pastes
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Nested designs occur when the levels of one factor are similar but not identical for different 
levels of another factor. In the reflow soldering experiment the temperature factors are 
similar but not quite the same for tin-lead and lead-free solder. The preheat temperature 1, 
preheat temperature 2, soak temperature, reflow temperature 1 and reflow temperature 2 are 
all nested under the solder paste factor which has two levels, tin-lead solder paste and lead- 
free solder paste as illustrated in Figure 5.3. The temperature factors are said to be nested 
under the paste factor.
5.2.1 Nested Experimental Designs
Temperature Factors 
Figure 5.3 Nested structure of paste and temperature factors
Smith and Beverly (1981) explain how nesting can occur and suggest techniques to analyse 
nested designs. Nelson (1995a) and (1995b) describes a multistage system similar to Figure
5.3 and states that nested designs are needed for estimating variance in these systems. Jin 
and Guo (2003) use nested techniques to analyse a batch manufacturing as does 
Montgomery (2001).
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A 2,^~2 experimental design was conducted on the process for both tin-lead and lead-free 
solder. This implied a total of thirty-two experimental runs. The levels of the factors for the 
tin-lead and lead-free experiments are displayed in Table 5.1. The nested relationship 
between solder paste and temperatures can be observed by examining the temperature 
requirements for both solder paste types.
5.3 Experimental Design
5.4 Experimental Design Analysis
The average weighted score was the response analysed for effect significance. Average 
weighted scores for the thirty-two experimental runs were calculated using the equations 
developed in chapter four and the scores that were assigned to the solder joints after they 
were assessed against several quality criteria. Appendix B shows the raw data including the 
average weighted score for each of the thirty-two experimental runs. The resulting ANOVA 
table from the analysis is presented below in Table 5.2
Source DF SS MS F P
Belt Speed 1 5.6928 5.6928 9.84 0.006
Paste 1 1.5945 1.5945 2.76 0 .114
PreHeat 1 (Paste) 2 1. 9170 0.9585 1.66 0 . 218
PreHeat 2 (Paste) 2 0.5057 0.2529 0.44 0 . 653
Soak(Paste) 2 0.0311 0.0155 0.03 0 . 974
Reflow 1 (Paste) 2 2.4218 1.2109 2 . 09 0.152
Reflow 2 (Paste) 2 2 .3702 1.1851 2 . 05 0.158
Belt Speed*Paste 1 1.6694 1.6694 2 .89 0 .107
Error 18 10.4104 0.5784
Total 31 26.6130
Table 5.2 Nested ANOVA table for reflow soldering experiment
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Examination of the p  values reflects that factor A i.e. belt speed, is significant at the 5% 
level. A review of the main effects plot shown in Figure 5.3 indicates that the best response,
i.e. the lowest weighted score, is achieved at the higher conveyor speed of 14 inches per 
second. The analysis also indicates that the solder paste and the temperature factors were 
not statistically significant. This implies that the lead-free solder paste and the associated 
higher temperatures has a similar joint quality profile to that of tin-lead solder.
Figure 5.4 Main effects plot for conveyor belt speed 
5.5 Validation of Results (Residual Analysis)
The residuals were analysed to confirm the ANOVA assumptions were not violated. It was 
assumed that errors were normally and independently distributed with equal variance and 
mean of zero. Examination of residuals verifies whether these assumptions hold true and 
provides model validation.
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Typically the tests used to confirm the normality distribution assumption are a histogram 
plot or a normal probability plot of the residuals. A histogram should look like a sample 
from a normal distribution centred on zero. Ideally there should be a large number of 
observations to properly observe a normal distribution. A slight deviation from a normal 
distribution when using a small sample does not imply a violation of the assumptions. An 
effective test of normality is a normal probability plot of the residuals. If the residuals are 
normally distributed this plot will resemble a straight line.
The independence assumption can be verified by plotting the residuals in the order the data 
was collected. This plot should not display any runs of positive or negative values. The 
assumption of constant variance is verified by plotting the residuals versus the fitted or 
predicted values. If the plot displays a structureless pattern this assumption is satisfied.
Figure 5.4 displays the residual analysis for the reflow soldering experiment. Examination 
of the residual plots shows that no assumptions were violated.
Figure 5.5 Residual analysis for the reflow soldering experiment
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The average weighted scores for the thirty-two experimental runs were analysed for effect 
significance. The resulting ANOVA table is presented in Table 5.2 in section 5.4. 
Examination of the p  values reflects that factor A i.e. belt speed, is significant at the 5% 
level. A review of the main effects plot presented in Figure 5.4, section 5.4 indicates that 
the best response, i.e. the lowest weighted score, is achieved at the higher conveyor speed 
of 14 inches per second. One possible reason for this is the solder joints were exposed to 
excessive heat while passing through the reflow oven at the slower speed.
The analysis also indicated that the solder paste and the temperature factors were not 
statistically significant. This implies that the lead-free solder paste and the associated
higher temperatures has a similar joint quality profile to that of tin-lead solder.
The raw data and the calculated average weighted score for each of the thirty-two 
experimental runs are presented in Appendix B. The predicted average weight score is 
presented below:
j> = 3.71 +[0.9]*,,
The constant value in the model represents the overall grand average of the average
weighted scores and the second term represents half the Belt Speed effect.
5.6 Reflow Soldering Experiment Conclusions
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This chapter described the planning and set-up of an experimental design on a reflow 
soldering using lead-free and tin-lead solder. The resulting data was analysed using nested 
design techniques because the temperature factors are similar but not quite the same for tin- 
lead and lead-free solder exhibiting a nested relationship. An objective of the chapter was 
to determine if  the quality of a solder joint produced using lead-free solder was comparable 
to the quality of a solder joint manufactured Under similar conditions using tin-lead solder. 
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C h a p t e r  6
6.0 Introduction
In this chapter conclusions are drawn from the results of the stencil printing and reflow 
soldering experiments and recommendations based on these conclusions are made.
6.1 Conclusions Summary
The use of lead-free solder in electronic manufacturing will become a reality for European 
manufacturers before July 2006. This research presents a comparative study of tin-lead 
solder and lead-free solder in the stencil printing process and the reflow soldering process. 
The key process indicators examined in the stencil printing experiment were solder paste 
height & height variation and solder paste volume & volume variation. The analysis of the 
experiments highlighted the following:
• Solder paste was statistically significant for solder paste height variance with lead-free 
paste producing less variation than tin-lead.
• Snap off and solder paste was statistically significant for mean solder paste volume. The 
experiment showed that when snap off was set at 0mm and the paste type was tin-lead 
solder, the volume was higher. However the predictive models demonstrated that 
although statistically significant it is not of much practical significance as the difference 
in mean volumes between lead-free and tin-lead solder paste is quite small.
C o n c l u s io n s  a n d  R e c o m m e n d a t io n s
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• An interaction between print speed and paste was statistically significant for volume 
variance. Predictive models demonstrated that minimum variation was achieved when 
using lead-free solder paste.
Since no method of rating BGA solder joints quality was available, a scoring method was 
developed against accepted industry standards to assess the quality of the solder joints 
produced in the reflow soldering experiment. The analysis of this experiment indicated that:
• Conveyer belt speed had a significant effect on the average weighted score of solder 
joint quality and the best response is achieved at the higher speed of 14 inches per 
second.
• Tin-lead and lead-free solder joints produced solder joints of comparable quality 
indicating that solder paste type was not significant in the experiment.
The outcomes of the experiments conducted in this study demonstrate that it is possible to 
produce results using lead-free solder with current equipment that are comparable to 
existing tin-lead solders. It can be concluded that it is possible to use the currently available 
SMT equipment to produce a product using lead-free paste, which gives good solder joints 
of equal standard to that of tin-lead.
9 9
The testing and experimentation conducted during this research was carried out on specific 
SMT process machinery using a specific lead-free solder alloy. When introducing lead-free 
solder into an SMT process it is important that the manufacturer tests and experiments with 
their equipment using their chosen lead-lree solder alloy. The methods and procedures 
employed in this research can be adopted to test existing process machinery to investigate 
the suitability o f a number of lead-free alloys. The results o f the experiments in this 




Stencil Printing Experiment Raw Data
Mean Solder Paste Height Data









5 1 10 8mm/sec 3 6kq 15% 0mm Every 10 Boards Leaded o n e 0,184 0 212 0.233 0.199 0 231 0.195 0 192 0.184 0242 0 181 0205 0 100 0180 0 231 0 197 021 019 0263 0 277 0.194 0 184 0181 0232 0227 0.21004
11 9 10.8mm/sec 4 4kq 10% 1 0mm E v e r/10 Boards Lead Free 0.197 0,177 0195 0198 0 228 0202 0.17 0214 0 173 0.21 0215 0.171 0.195 0232 0 219 0.193 0.165 0212 0 177 0.169 0,193 0 178 0.183 0188 0 166 0.193
6 2 13 ZmnVsec j.eko 15% 0mm Every 5 Boa iris Leaded 0221 0.208 0 19 0216 o ? V 0 204 0183 0 223 0202 0237 0.228 0,207 0216 0231 0 232 0199 0.172 0253 0 177 0 26 019 0187 0187 0169 027 0 21092
13 10 10 Smm/sec 3 6ka 15% 1.0mm Everv 10 Boards Lead Free 0207 0,204 0.22 0214 0224 0.196 0 2 0 212 021 023 0 235 0.196 0 219 0107 0177 0 222 0 190 0212 0 199 0 174 0.213 0 214 0 202 0.214 0163 0.20616
9 3 1O.0mm/sec 36kq 10% T.Qmm Every 5 Boards Leaded 0 2?? 0 203 0 176 0.182 0192 0.224 0206 0 222 0160 0 241 0.182 0.282 0227 0 147 0.187 0.193 0-184 0 176 0227 0,168 0 174 0,182 0,185 0234 020016
16 4 13.2mm/sec 4.4kn 15% 1 0mm Everv 10 Boards Leaded 0.123 0.203 0 193 0.173 0 .# 1 9-?i 0244 0 134 0215 0,213 0 216 0 227 0.14 0.24 0198 0212 0231 0.153 0 191 0 16 0.196 0 209 0.162 0208 0 145 010268
14 n 13 2mm.'see 3 6kq 15% 1.0mm Every 5 Boards I r ad Froe 0-214 - 0 199 0 203 0-19 0,178 0168 0 108 0.212 0 192 0.194 0.194 0105 0222 025 0 190 0 109 020« 0 185 0 147 0 206 0 194 0 20« 0 181 0 195
3 5 10.8m m/sec 4 4 ko 10% 0mm Every 10 Boards Leaded 0-267 0,238 0 198 0.165 0248 0 28 0241 0 174 0 137 0.21 024 0 255 0 139 0 244 0 201 0221 0 201 0259 0 204 018 0102 0234 0.224 0 2 0146 021192
7 12 10 8m m/sec 4.4kq 15% Omm Everv 5 Boards Lead Free 02 i« s PIP? 0199 0 18« 0185 0 187 0 158 0216 0 202 0 214 0,241 0 177 0209 0172 Q18B 0218 0.154 0 182 0 2 0205 0 193 0163 0 198 O 151 0.19208
15 6 10-Smm/sec 4 Aka 15% 1 0mm Every 5 Boanjt leaded 0 23 0-224 0.136 0219 0 197 0219 0237 0.158 0.176 0 165 0225 0258 0154 0204 0.19 0211 0,197 0.206 0 208 017 0,206 0 242 0 29 0 228 0 106 0.20552
2 13 13 2mnVsec 3«ko 10% Omm Everv 10 Boards Lead Free 0-209 0.191 0 243 0.176 021B 0 173 9 ,* ip 0-234 0.179 0192 0 191 0 222 0285 0191 0 244 0214 0,17 0215 D 162 0 18 018 0 167 0209 0182 0217 0 2025«
10 7 13 2 m m/sec 3 6ka 10% 1 0mm Everv 10 Boards 0239 0,193 0 212 0.199 0 181 0201 0.207 0.159 0.215 Q 184 0226 0 204 0177 0 272 0187 0217 0 187 0 222 0 208 0167 0253 0 214 0259 0 218 0.18 0 20724
1 14 10 8mm/sec 3.6ka 10% 0mm Everv 5 Boards Lead Free 0176 0204 0 234 0177 0233 0.175 0 !M 0 104 0.169 922 Ç1Ç7 9 "»e 0 507 0 244 0 198 0187 0222 0.203 0 188 014 0.219 0 194 0 231 0 192 0,15 016656
« 15 13.2mm/sec 4 4kq 15% 0mm Everv 10 Boards Lead Free 0158 0105 9219 o?M 0 i / f t 0 0 703 0 .V 3 0.19 0 214 0 209 0172 027 0207 0203 0.219 0 211 0.173 0.182 0207 0213 0.19 0.15 020544
4 6 13.2 mm/sec 4 4kq 10% Omm Every 5 Boards Leaf!««* 0?0$ 0.104 0 277 0 206 0.165 0226 0212 024 0216 0 174 023 0204 0239 0211 0 149 021 0219 0258 021 0,159 0211 0 24 0269 0 216 0.16 0,21192
12 ie 13 2mm/sec 4 4ka 10% 1 Qmm Everv 5 Boards Lead Free 0 196 0221 0223 0215 0227 0206 9200 0 243 0 18 0245 0218 022 0224 0193 0 282 0216 0211 0 183 0.18 0214 0202 Q 187 0.181 0153 S=2QZ 020944
Solder Paste Height Variance Data








Deviation Vnrianco I n  Vjtrienca j
5 1 10 8mm./sec 3 6ka 15% 0mm Everv 10 Boards Leaded 0216 0.184 0 21? 923? 0-199 0 231 0198 0 192 0 184 0.242 0.181 0205 0 109 0.189 0.231 0 197 021 0 19 , 0 26? 0277 0 104 0 i«4 0 181 0732 0227 0 0260264 0,000677 -729729
11 9 I0.9mm/sec .. 4 .4 la 10% 1 0mm Every 10 Boards Lead Free 0.197 0177 0 105 0.198 0228 0202 0.17 0.214 0.173 9i21 0 7 li. 0171 0 105 0 232 0 210 0103 0 165 0 212 0 177 0169 0 198 0178 0 183 0.188 0.166 0 0199123 0.000397 -7.83283 J
6 2 13 2mm/sec 3,6kq 15% Qmm Everv 5 Boards Leaded Q221 9209 0 19 021« 0 211 0204 0 163 0-223 0202 0237 0228 0.207 0216 0231 n 0 199 0.172 0253 0 177 026 0.19 0187 0 187 0.169 027 0 0268513 0,000721 -723488 j
13 10 10 8mm/&ec 3 6kq 15% 1 Omm Every 10 Boards Lead Free 0207 0.204 022 0214 0.224 0 196 0 2 0212 021 0.23 0 235 Q,1Ç>8 0 219 0 197 0.177 0 222 0 198 0,212 0,199 0174 021? 0 214 0202 0,214 0 163 0 0168565 0.000284 -8 18604
9 3 10-Bmm/sec 3.6ka 10% 1 Omm Every 5 Boards Leaded 0222 0215 0 208 0176 0182 0 192. 0224 0205 0222 0.169 0241 0.182 Q282 0227 0.147 0 187 0.193 0.184 0 176 0277 0168 0  174 0.182 0 185 0 234 0 0297443 0,000885 -7 03024 I
16 4 13.2m m/sec 4  4ka 15% T 0mm Everv 10 Boards Leaded 0 123 0.203 0 193 0.173 0 221 0*1 0244 0134 9?i? 921? o ? ie 9227 0.14 0?4 0.198 0 217 0 231 0 153 0 191 0 16 0 196 0209 0 162 0208 0 145 0 0344102 0.001184 -6-73881
14 11 132mm/sec , 3-6ka 15% t.Omm Even/ 5 Boards Lead Free 0214 02 0.198 0203 Ç 1? 917Ç 0 168 0 188 0212 0 192 0 194 0.194 0 195 0222 025 0.199 0 199 0208 0.185 0.147 0.206 0.194 0206 0.181 0.195 0 0189022 O.OOO357 -793695 .
3 5 10 8mm/sec 4 4 ko 10% 0mm Everv 10 Boards Loaded 0267 0 23« 0 198 0,165 0248 028 0241 0 174 0.137 021 024 0255 0 139 0 244 9£P1 , 291 0 201 0 259 0204 0.18 0.192 0234 0 22* 0 2 0146 0.0398298 0,001586 -6 44628
7 12 10 8mnv’««c 4 4kq 15% 0mm Every 5 Boards Leed Free 0 2 0185 0 199 0,199 0.186 0 185 0187 0158 0216 02Q? 0.214 0.241 0.177 0209 0.177 0 188 0 218 0,154 0182 0 2 0.205 0 103 0.183 0.198 0151 0.0206-356 0.000426 -7.7C148 I
15 6 1O-0mm/sec 4 4ka 15% 1.0mm Every 5 Boards I part fid 0.23 9224 0.1?« -0-219 0197 . 0.219 0^37 0-158 0176 0 165 0 225 0 258 0 154 0204 0.10 0211 0.197 0.206 □ 208 Q.17 0.208 0.242 029 0 728 0 186 0.0346014 0.001107 -6.72772 :
2 13 132mm/sec 3-6ka 10% 0mm Everv 10 Boards 1 ead Free 0 209 0.191 0 243 0.176 0,219 0 173 0210 0 234 0.179 0 192 0.191 0222 0.191 0 244 0214 0 17 0215 0 162 0 18 0 18 0 167 0 200 0.182 0 217 0 0293614 0,000862 -7 05615 j
10 7 I32m m /sec 3.6kq 10% 1 0mm Everv 10 Boards Leaded 0230 0.193 0.212 0.199 0.181 0.201 0 29* Ç-1Ç0 0215 0 18« 0 22« 0204 0 177 0272 0 187 0 217 0 187 0 222 0208 0167 0.253 0214 0 259 0218 0.18 00200302 0.000786 -7.14895
1 14 10 SmnVsec 3,6kq 10% 0mm Every 5 Boards Leed Free 0 176 0 204 !J?>4 0.177 0 233 0175 0 104 0  194 0.169 022 0 107 0 196 0 207 0 244 0.198 0 187 0,222 0203 0 168 Q.14 0219 0 194 0231 0.192 0.15 0 0262283 0000688 -7.28183
8 15 ; 15% Every 10 Boa rtfs Load Free 0158 0 195 0218 0 208 0 201 0 201 0 178 0.291 0203 0 273 0.19 0214 0 209 0 172 0.27 0 207 0 203 0210 0211 0.173 0.182 0207 0?13 0 10 0,15 0 032923 0 001084
4 8 132mm/sec 4 4kg 10% 0mm Every 5 Boards Leaded 0205 0.194 0277 0206 0.165 0.226 021Ä 924 0216 0.174 023 0204 0239 0211 0,149 021 0219 0256 021 0159 0211 0.24 0269 0 216 0.16 0.0328671 Q.00108 -6.03057 ■
16 132mm/sec _l & a _ 10% 1 0mm Every 5 Boards Lead Free 0.196 0 223 ■ :-i-- 02?7 0 206 0 209 0 243 0 18 0245 0218 0.22 0 224 0.103 0.282 0 219 0211 0.183 0.18 0214 0202 0.187 0 181 0.153 0207 0 0200049 0.00067« -7 29994 .
I
Appendix A
Stencil Printing Experiment Raw Data





Speed Snap Off Claanina Intarvat Paato
Average
1 10 Bmm/sec 3.0kn 15% 0mm Every 10 Boards Leaded 0.026 0 024 0 026 0,03 003 0,027 0 029 o 029 0.026 0036 0 022 0 024 0 031 0 027 0 033 0 029 0 029 0.021 0 039 0.030 Q.-Ü31
9 10. Bmm/sec 4 4ko 10% 1 0mm Everv 10 Boards Lead Free 0023 0019 0 023 9,929 992$ 0 022 0 022 0Q2& 0.023 0 029 0.028 0.023 0.029 04)33 0-03 0.024 0,022 0029 0 024 0 022 0025 0-023 0 024 0023 0 023 0 02492
2 13 2mm/sec 3.6kg 15% 0mm Everv 5 Boards Leaded 0 034 0.026 0-020 0.028 0.024 003 9-925 0 032 0 031 0.026 0.03 0.03 0.035 0.031 0.033 0,032 o o ' 0039 0 025 0 037 0.027 0 027 0.025 0-025 0.035 0.02964
10 10 8 mm/sec 3.6ka 15% 1.0mm Everv 10 Boards Lead Free 0.02 0.021 0.024 0 022 0-025 0 019 0 025 0.02 0 022 0 026 0.034 0 025 0 027 0 026 0-025 0 022 0,021 0 024 0-023 002 0.023 0.Q23 0 022 0.025 0.019 0 0234
3 1D.8mm/sec _ 10% 1 0mm Everv 5 Boards Leaded 0.02Ç 0-02? 0 031 0023 0026 0,024 0,028 0,03 0.034 0.025 0 037 0 025 0 046 0034 0022 0 027 0 025 0 026 0 023 0 032 0.027 0 024 0 027 0.025 0 031 0 02816
4 13 2mm/$ec 4 4k0 15% 1 Omm Every 10 Boards Leaded 0.015 0 023 0 024 0.022 0 0^6 0.03 0<?3$ o d i 0031 0020 0 026 0027 0 01? 0036 0.028 0.024 0.03 0-02 0 024 002 0,03 0 026 0021 0.025 0.02 0.02532
11 13-2mm/sec 3 6kg 15% 1,0mm Everv 5 Boards Lead Free Ç023 0 074 0 022 0 019 fin?? 0 022 0 025 0.03 0.023 0 024 0.021 Q 027 0 034 0,031 0.025 0,024 0 028 0 025 0 019 0.031 0 023 0027 0.022 0024 0 02472
5 10 Smm/sec 4 4kg 10% 0mm Everv 10 Boards Leaded 0-041 0 035 0-026 0.026 0.034 0.04 0 037 0.027 0.022 0 027 0031 0,03 0-021 0,033 0 026 0 03 0025 0 037 0 027 0 025 0.021 0 025 0.027 0.025
12 10. Bmm/sec 4 4kg 15% 0mm Everv 5 Boards Lead Free 0.022 0.02? 0 024 0,923 0024 0 024 0.027 0.02 0.028 0 029 0.025 0.03 O-02 0.027 0025 0.026 0,031 0023 0 024 0 026 0,029 0.026 0.024 0025 0023 0.02512
g 10, Bmm/sec 4.4ka 15% 1 Omm Everv 5 Boards Leaded 0.027 0.025 0.016 0027 0.026 0-0?? 0028 0.019 0021 0 021 Q.Q29 0.032 0.018 0,027 0027 0.027 0-028 0.025 0028 0,022 0020 0 029 0 036 0 031 0 022 0-026
13 13 2.m m/sec 3.6ka 10% Omm Everv 10 Boards Lead Free 0.024 0.023 0.033 0-02 0.Q3 QQ21 0 029 0029 0024 0 025 0 028 0 024 0 044 0.03 0 036 0.031 0 023 0.032 0 019 0.022 0 025 0.024 0 0?? 0,026 0032 0,02724
7 13 2mm/ssc 3 6ka 10% 1 Omm Everv 10 Boards Leaded 99?« 0,024 9 0 ? i 0 024 0.023 0.026 0 027 0-025 0.029 0 027 0 027 0 020 0 024 0042 0,027 0 028 0 029 0,03 0-026 0024 0.035 0 032 0 034 D.02S 0.025 0.02772
14 1 Q. Bmm/sec 36kfi 10% Omm Everv 5 Boards Lead Free 0.021 0-023 0.03 0-025 0.020 0 0?3 0-024 0-029 0,026 0.03 0 023 0 019 0.032 0032 0.019 G.Ü27 0,025 0026 0 017 0 027
15 132mm/sec 4 4ka 15% Omm Everv 10 Boards Lead Free 0,02 002 0 027 0-027 O 026 0.025 0 021 0.042 0,0?6 0,039 0027. 0 025 003 0 024 0 039 0 031 0 026 0 027 0 024 0.01 B 0.02 0.022 0.023 O.Olfi 0023 0 02604
8 13 2mm/sec 4.4kq 10% Omm Everv 5 Boards Leaded 0.Ç22 oa?? 0,p35 0 026 0022 0 027 0.029 0.03 0.027 0025 0.027 0 025 0-026 0 026 0-019 0.021 0,027 0027 0 021 0 021 0.029 0-023 0.029 0 03 0,02 0-02556
16 13 ?mm'sec 4.4ka 10% 1 Omm Everv 5 Boards Lead Free 0 021 0.024 003 0-027 0.028 9.027 0 031 0,03 0 024 0 036 Û.Q25 0.025 0.029 0.026 0033 0.026 0023 0027 0.023 0.023 0 022 0 023 0 012 0.024 0.02552





Speed Sneo Off Cleaninq Interval Paste
Standard
1 10 0mm/sec 3_6ka 15% 0mm Everv 10 Boards Leaded 0,026 0 024 0,026 003 0.03 0.027 0.029 0.029 0.026 0 036 CO?? 0 ¿v. 0 031 0027 0 033 0 029 0 029 0 021 0 039 0-030 0.031 0027 0 029 0.038 0 031 0 004746 ? 25E-05
9 10-Bmm/sec 4 4kq 10% 1 0mm Everv 10 Boards L ead Free 0,019 0.023 0,0?$ 0026 0 022 0 022 op?? n023 0.029 0 020 0-023 O.Q29 0.033 003 0 024 0,022 0,029 0 024 0.022 0,025 0-023 0.024 0 023 0023 Q.Û0329Û4 1 ÛflE-05
? 13 2mm/sec 15% Omm Everv 5 Boards Leaded 0.034 0.026 0-028 0 023 0.024 .0-03 .9rP25 0,032 0 031 0 026 0,03 0,0? 0.035 0.031 0033 0.032 0-023 0 039 0 025 0037 0 027 0 027 0 028
10 10.8mm/sec 3.6ka 15% 1-0mm Everv 10 Boards Lead Free 0,02 0 021 0.024 0.022 0.025 0.019 0.025 9-93 9 022 00^6 0 034 0025 0 027 0.026 0 025 0 022 0 021 0024 0025 0.02 0.023 0 023 0,022 0025 0 019 0,0032146 1 Q3E-Û5 -11.4801
3 10,ßmm/sec 3.6kfl 10% 1 Omm Everv 5 Boards Leaded 9929 9,P itt 0031 9 9 *3 0 026 0 024 0.028 0.03 0.034 0.025 0.Q37 0.025 0046 0.034 0-022 0.027 0025 0,026 0 023 0.032 0,027 0 024 0.027 0-025 0.031 OOO53516 2 9SE-05 -10 4607
4 13 2mm/ijßc 4 4kg 15% 1 0mm Everv 10 Boards Leaded 0.015 0 023 0024 9922 9=026 0 03 0035 0.010 0 031 0,029 0.026 0,027 0019 0.036 0.028 0.024 0.03 0.02 0,024 0,02 0 03 0 026 0.021 0 028 0.02
. 132mm/sec 3 6 k.a 15% 1.0mm Everv 5 Boards L ead Free 0023 0 023 0,024 0.022 0.019 0.022 0.022 0-025 0 03 0 023 0 024 0 021 0027 0 034 0 031 0 025 0 024 0 020 0 025 0 019 0.031 0-023 0027 0 022 a 0037474 0.000014 -11,1734
5 ip.8mm/sec 4 4kq 10% 0mm Everv 10 Boards Leaded 0 041 0 035 0 026 992? 0.034 004 0 037 0 027 0 022 0 027 0 031 0.03 0 021 0.033 0-026 0.03 0 025 0 037 0027 0025 0 021 0 025 0.027
12 10Bmmisec J4kn 15% 0mm Everv 5 Boards Lead Free 0022 0 023 0 024 0.023 0.024 0.024 0.027 0.02 op?a 0029 0 025 0,03 0 02 0  027 0025 0,026 0 031 0 023 0024 0.026 0029 0.026 0,024 0 025 0073 0 0028331 0.000006 -11.7327
6 10 8 m m/sec 4 4kg 15% 1 0mm Everv 5 Boards Leaded 9 9V 9;9?5 0-016 0,027 0,026 0 033 0,028 0.010 0021 0.021 00^9 0.032 0018 0.O?7 Û C77 c £>;■.' 0 028 0 075 0 028 0 Q22 0.026 0 029 0 036 0 031 0 0?2 0 0047522 226E-05 -10.6983
13 132mm/sec 3.6ka 50% 0mm Everv 10 Boards Lead Free 0.024 0.023 0.033 0-9? 0.03 0.021 9929 0.029 0 0?4 0 ,0 ft 0 028 0 024 0 044 0-03 0 036 0.031 0.023 0-032 0-019 G 02? 0,025 0-024 0027 0 026 0,032 0 0055846 3.12E-Q5 -IQ .3754
7 13.2mm/sec 3.6ka 10% 1 Omm Everv 10 Boards l« d o d 0 028 0 024 0 021 0 024 0023 0.026 0027 0.025 0.029 0027 0 027 0 02& 0024 OM? 0027 0,028 0,029 003 0.026 0.024 0.035 0.03?. 0,034 0.025 0.025 0.0044208 1 95E-05 -io,B42g
14 10.8mrrV&cc 36 ka ?Q% 0mm Everv 5 Boards Lead Free 0 021 0-023 003 QÆ29. 0023 0.024 0,029 0 026 003 0 023 0.019 0,032 0,032 0.019 0 027 0 025 OQ26 0021 0017 0 027 0023 0.03 0 027 0 02 0.0042261 1.79E-05 -10.9329
15 13 2m m/sec 4 4kg 15% 0mm Everv 10 Boards Lead Free 0,02 0 02 0.027 0,027 0,026 0 025 0,021 0.042 0.026 0 039 0027 0 075 003 0 024 0 039 0031 0 026 0 027 0 024 0 015 0.02 0 079 0 023 0 019 0.023
8 13 2mrrv'sec 4 4kq 10% 0mm Everv 5 Boards Leaded O0?2 0.023 0.Ç3? 90?? 0 022 0.027 0029 0,03 0 027 0 025 0 027 0.025 0.026 0.026 0.019 0,021 0027 0 027 0021 0 021 0 029 0 023 0 029 00 3 0.Q2 0.0035523 1 40£-O5 -11.1152
16 13.2mm/sec 4 4 k g _ 10% 1 Omm Every 5 Boards Lead Free 0 021 0-024 0.03 0-027 0.02S 0 027 0021 99? 0.0*4 0D36 0  025 0 025 0.029 0 026 0 039 0,026 0 024 0.023 0.027 0.023 9, PS? 9 ,e& 9,92? 9,912 0 074 0.0050093 2 51E-05 -10.5929
II
Appendix A
Stencil Printing Experiment Effects
Estimated E ffe c ts  for Average (coded u n its)
Term Effect
Constant
P rint Sp 0.002685
Squeegee -0 .001045
S ep arati -0 .001655
Snap Off -0 .003815
Cleaning 0.000715
Paste 0.006055
P rint Sp*Squeegee 0.001555
P rint Sp*Separati -0 .004695
P rint Sp*Snap Off -0 .002375
P rint Sp*Cleaning -0 .005985
P rin t Sp*Paste -0 .003905
Squeegee*Snap Off -0 .001365
Squeegee*Paste -0 .000535
P rint Sp*Squeegee*Snap Off -0 .000065
P rint Sp*Squeegee*Paste -0.006755
Mean Height Effects
Estimated E ffe c ts  for Ln (coded u n its)
Term Effect
Constant
P rint Sp 0.184
Squeegee 0.336
Separati -0 .221
Snap Off -0 .268
Cleaning 0.074
Paste 0.588
P rint Sp*Squeegee 0.084
Print Sp*Separati 0.120
P rin t Sp*Snap Off -0 .0 2 6
P rint Sp*Cleaning 0.309
Print Sp*Paste -0 .297
Squeegee*Snap Off 0.085
Squeegee‘ Paste 0.156
Print Sp*Squeegee*Snap Off 0.019




Stencil Printing Experiment Effects
















Print Sp*Squeegee*Snap Off 0.000460
Print Sp*Squeegee*Paste -0.000220
Mean Volume Effects.
















Print Sp*Squeegee*Snap Off 0.10
Print Sp*Squeegee*Paste -0.21















IF 1 0 3 2 3 1 1
2 0 2 1 4 2 1
3 0 1 1 0 0 1
4 0 2 1 0 0 1
5 0 3 1 5 2 1
6 0 1 1 3 1 1
7 0 2 1 2 1 1
8 0 3 2 3 1
9 0 2 1 0 0 1












2F 1 0 5 2 0 0 1
2 0 2 1 2 1 1
3 0 1 1 0 0 1
4 0 2 1 2 1 1
5 0 1 1 0 0 1
6 0 2 1 2 1 1
7 0 3 1 3 1 1
8 0 3 3 1 1
9 0 2 1 2 1 1












3F 1 0 1 1 0 0 1
2 0 2 1 0 0 1
3 0 2 1 2 1 1
4 0 3 1 2 3 1
5 0 3 1 2 1 1
6 0 1 1 2 1 1
7 0 2 1 0 0
8 0 1 1 0 0 1
9 0 2 1 0 0 1













4F 1 0 3 1 3 1 1
2 0 1 2 0 0 1
3 0 4 2 0 0 1
4 0 4 2 0 0 1
5 0 5 2 2 2 1
6 0 5 2 0 0
7 0 3 2 0 0 1
8 0 3 1 3 1 1
9 0 2 2 2 1 1












5F 1 0 3 1 4 1 1
2 0 1 2 2 2 1
3 0 2 2 0 0 1
4 0 1 1 0 0 1
5 0 2 1 0 0 1
6 0 1 1 0 0 1
7 0 1 2 2 2 1
8 0 1 1 0 0 1
9 0 2 1 2 1 1












6F 1 0 4 2 0 0 2
2 0 2 2 0 0 2
3 0 2 1 0 0 1
4 0 3 1 0 0 1
5 0 4 1 2 1 1
6 0 1 1 2 1 1
7 0 3 2 0 0 1
8 0 1 1 3 1 1
9 0 3 2 5 2 1








Wetting Size o f 
Void
Frcq. o f 
Void
Alignment
7F 1 0 2 1 2 1 1
2 0 1 1 0 0 1
3 0 2 0 0 1
4 0 2 1 2 1 1
5 0 1 1 0 0 1
6 0 1 1 0 0 1
7 0 2 1 0 0 1
8 0 2 1 0 0 1
9 0 1 1 0 0 1







Wetting Size o f 
Void
Freq. o f 
Void
Alignment
8F 1 0 2 1 0 0 1
2 0 1 1 0 0 1
3 0 1 1 0 0 1
4 0 2 1 0 0 1
5 0 2 1 0 0 1
6 0 1 1 0 0 1
7 0 1 1 0 0 1
8 0 1 1 0 0 1
9 0 1 1 0 0 1







Wetting Size o f 
Void
Freq. o f 
Void
Alignment
9F 1 0 4 2 7 3 2
2 0 3 2 0 0 2
3 0 4 1 6 2 1
4 0 3 1 5 1 1
H5 0 2 1 0 1
6 0 2 1 4 2 1
7 0 4 1 6 1 1
8 0 4 6 2 2
9 0 2 1 0 0 1








Wetting Size o f 
Void
Freq. o f 
Void
Alignment
10F 1 0 2 1 2 1 1
2 0 1 1 0 0 1
3 0 3 1 2 1 1
4 0 1 1 0 0 1
5 0 2 1 0 0 1
6 0 1 1 0 0 1
7 0 2 1 0 0 1
8 0 3 2 0 0 1
9 0 2 1 0 0 1







Wetting Size o f 
Void
Freq. o f 
Void
Alignment
1 IF 1 0 2 2 0 0 1
2 0 2 1 0 0 1
3 0 1 1 2 1 1
4 0 3 1 3 2 1
5 0 2 1 2 1 1
6 0 1 1 0 0 1
7 0 2 1 0 0 1
8 0 1 1 0 0 1
9 0 2 1 2 1 1







Wetting Size o f 
Void
Freq. o f 
Void
Alignment
12F 1 0 2 1 0 0 1
2 0 1 1 0 0 1
3 0 2 1 2 2 1
4 0 1 1 0 0 1
5 0 2 1 0 0 1
6 0 2 1 0 0
7 0 1 1 2 1 1
8 0 2 1 2 1 1
9 0 1 1 0 0 1













13F 1 0 2 2 2 1 1
2 0 1 1 0 0 1
3 0 2 1 2 3 1
4 0 2 1 0 0 1
5 0 3 2 2 1 1
6 0 4 2 4 1 1
7 0 3 1 3 1 2
8 0 1 1 0 0 1
9 0 2 1 0 0 2












14F 1 0 2 1 2 1 1
2 0 2 1 0 0 1
3 0 2 2 0 0 1
4 0 3 2 2 1 1
5 0 2 2 0 0
6 0 2 2 0 0 1
7 0 3 2 2 1 1
8 0 3 3 0 0 1
9 0 2 2 0 0 1












15F 1 0 2 1 3 1 1
2 0 1 1 0 0 1
3 0 3 4 1 1
4 0 2 1 3 1 1
5 0 1 1 0 0 1
6 0 1 1 2 1 1
7 0 2 1 0 0 1
8 0 3 1 3 1 1
9 0 2 2 0 0 1








Wetting Size of 
Void
Freq. o f 
Void
Alignment
16F 1 0 2 1 2 1 1
2 0 2 1 2 1 1
3 0 3 1 4 2 1
4 0 4 1 5 2 1
5 0 2 1 2 1 1
6 0 1 1 2 1 1
7 0 2 1 3 1 1
8 0 1 1 0 0 1
9 0 1 1 0 0 1



































Appendix B Average Weighted Scores for Reflow Experiment
Tin Lead Data
























12 170 185 200 220 280 0.18 0.39 0.36 0.33 0.47 0.36 0.64 0.67 0.47 0.18 4.047
14 170 175 190 220 280 0.46 0.39 0.36 0.18 0.33 0.29 0.18 0.18 0.18 0.18 2.73
12 160 175 190 220 270 0.18 0.18 0.18 0.46 0.18 0.18 0.26 0.33 0.36 0.36 2.67
12 170 175 200 230 270 0.33 0.33 0.61 0.61 0.26 0.26 0.26 0.18 0.18 0.18 3.2
12 160 175 200 220 280 0.18 0.56 0.56 0.33 0.18 0.18 0.33 0.18 0.18 0.18 2.86
12 170 185 190 220 270 0.18 0.18 0.18 0.18 0.18 0.26 0.46 0.61 0.61 0.46 3.3
14 170 185 190 230 270 0.33 0.41 0.33 0.46 0.33 0.18 0.18 0.18 0.18 0.18 2.76
14 170 185 200 230 280 0.54 0.56 0.18 0.36 0.49 0.46 0.36 0.74 0.36 0.18 4.23
12 160 185 200 230 270 0.49 0.4 0.55 0.6 0.32 0.6 0.29 0.57 0.29 0.29 4.4
12 160 185 190 230 280 0.26 0.54 0.33 0.26 0.44 0.29 0.33 0.48 0.33 0.33 3.59
14 170 175 200 220 270 0.38 0.18 0.33 0.51 0.48 0.59 0.44 0.43 0.33 0.33 4
14 160 175 200 230 280 0.18 0.18 0.18 0.18 0.29 0.29 0.18 0.46 0.46 0.29 2.69
14 160 185 200 220 270 0.18 0.46 0.18 0.18 0.18 0.33 0.29 0.18 0.18 0.56 2.72
12 170 175 190 230 280 0.46 0.46 0.18 1.1 0.74 0.92 0.18 0.46 0.46 0.46 5.42
14 160 175 190 230 270 0.18 0.18 0.18 0.18 0.46 0.18 0.49 0.62 0.64 0.64 3.75
14 160 185 190 220 280 0.46 0.18 0.46 0.46 0.18 0.57 0.29 0.29 0.29 0.33 3.51
Lead-Free Data
























12 170 210 240 245 315 0.71 0.46 0.18 0.26 0.59 0.48 0.46 0.74 0.26 0.49 4.63
14 170 210 240 265 315 0.57 0.46 0.18 0.46 0.18 0.46 0.64 0.71 0.46 0.34 4.46
14 180 210 240 245 280 0.18 0.26 0.46 0.41 0.54 0.38 0.32 0.18 0.26 0.26 3.247
12 170 220 230 265 315 0.64 0.25 0.49 0.49 0.67 0.6 0.41 0.64 0.53 0.29 5.01
14 180 220 230 265 280 0.74 0.35 0.33 0.18 0.26 0.18 0.35 0.18 0.46 0.33 3.36
12 180 220 230 245 280 0.52 0.36 0.26 0.34 0.62 0.38 0.41 0.48 0.66 0.56 4.59
14 170 210 230 265 280 0.46 0.18 0.33 0.46 0.18 0.18 0.26 0.26 0.18 0.26 2.75
14 170 220 230 245 315 0.26 0.18 0.18 0.26 0.26 0.18 0.18 0.18 0.18 0.18 2.04
12 180 210 230 265 315 0.75 0.44 0.72 0.84 0.33 0.46 1.02 0.82 0.26 0.56 6.203
14 180 210 230 245 315 0.46 0.18 0.54 0.18 0.26 0.18 0.26 0.41 0.26 0.44 3.17
12 170 220 240 265 280 0.33 0.26 0.38 0.49 0.46 0.18 0.26 0.18 0.46 0.44 3.44
14 170 220 240 245 280 0.26 0.18 0.36 0.18 0.26 0.29 0.38 0.46 0.18 0.38 2.93
12 180 220 240 245 315 0.53 0.18 0.33 0.26 0.61 0.89 0.67 0.18 0.29 0.57 4.507
12 170 210 230 245 280 0.46 0.26 0.33 0.61 0.36 0.33 0.61 0.48 0.33 0.33 4.1
12 180 210 240 265 280 0.56 0.18 0.81 0.56 0.18 0.38 0.26 0.64 0.33 0.33 4.23
14 180 220 240 265 315 0.46 0.46 0.54 0.67 0.46 0.38 0.56 0.18 0.18 0.46 4.35
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